登录
首页 » VHDL » Altera的CycloneIII Start Board,使用的PFGA是3C25,包括原理图和PCB,用Cadence Allegro打开...

Altera的CycloneIII Start Board,使用的PFGA是3C25,包括原理图和PCB,用Cadence Allegro打开...

于 2022-10-05 发布 文件大小:1.41 MB
0 157
下载积分: 2 下载次数: 1

代码说明:

Altera的CycloneIII Start Board,使用的PFGA是3C25,包括原理图和PCB,用Cadence Allegro打开-Altera

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sales.zip
    自动售货机,与现实生活中的售货机功能类似,可以自动进行找零(Vending machines, vending machines and similar real life, there is a function to automatically calculate the price of goods)
    2015-03-30 14:27:52下载
    积分:1
  • Coding Style
    良好的Coding Style能减少Bug,减少锁存器出现的可能以及其他隐藏逻辑错误,也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
    2020-06-17 12:00:01下载
    积分:1
  • 01-USB
    usb读取,仅供参考,在实际应用中要更改以下数据。(Read usb data)
    2012-12-24 15:35:40下载
    积分:1
  • eda技术与vhdl课件,很经典的学习课件
    eda技术与vhdl课件,很经典的学习课件-VHDL EDA technology and courseware, it is a classic learning courseware
    2022-05-18 23:44:31下载
    积分:1
  • 61EDA_D888
    基于Verilog HDL出租车计费系统的研制(Based on Verilog HDL Taxi Accounting System)
    2010-01-07 18:30:10下载
    积分:1
  • rfid new code
    说明:  In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • simple code based on verilog shifter , cla ,clg , ALU , PC
    simple code based on verilog shifter , cla ,clg , ALU , PC
    2022-03-04 03:11:05下载
    积分:1
  • 多进制数字频率调制(MFSK)系统VHDL程序
    多进制数字频率调制(MFSK)系统VHDL程序-Multi-band digital frequency modulation (MFSK) system VHDL procedures
    2022-04-16 11:59:01下载
    积分:1
  • exercise
    使用verilog硬件设计语言在FPGA板子上STOPWATCH 秒表设计。(Using verilog hardware design language STOPWATCH stopwatch design on FPGA board.)
    2014-02-20 16:20:33下载
    积分:1
  • eeprom
    I2C EEPROM 存取源碼, 通用ATMEL(I2C EEPROM read/write)
    2012-09-19 19:59:12下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载