登录
首页 » VHDL » The program is used to establish communication with the pc through serial port....

The program is used to establish communication with the pc through serial port....

于 2022-10-01 发布 文件大小:415.47 kB
0 160
下载积分: 2 下载次数: 1

代码说明:

The program is used to establish communication with the pc through serial port. It utilses the inbuilt micro controller called as picoblaze for the processing for implementation on spartan 3E

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • m_xulie
    这是用verilogHDL写的m序列发生器,简单易用,代码非常易读(It is written verilogHDL m sequence generator, easy to use, the code is very easy to read)
    2015-05-27 20:21:26下载
    积分:1
  • 0到255任意整数半整数分频Verilog HDL.rar
    0到255任意整数半整数分频Verilog HDL.rar-0-255 arbitrary integer half-integer frequency division Verilog HDL.rar
    2022-02-06 06:46:57下载
    积分:1
  • FIR_poroje
    this project is about FIR FIlter By VHdl codes in the ISE.
    2013-09-29 19:25:16下载
    积分:1
  • EasyWifiRadar
    EasyWifiRadar.zip r ok
    2014-04-12 20:24:43下载
    积分:1
  • NIOS II IDE 编程, LCD测试程序,仅供参考。
    NIOS II IDE 编程, LCD测试程序,仅供参考。-NIOS II programming IDE, LCD testing procedures, for information purposes only.
    2023-03-21 17:25:03下载
    积分:1
  • AD9226
    FPGA控制AG9226进行采样的代码,并用signaltap测试了一下其正确性(FPGA control AG9226 to sample the code, and use signaltap to test the correctness of the demo.)
    2020-12-19 17:19:09下载
    积分:1
  • 20753
    基于VHDL的FPGA开发快速入门·技巧·实例 ,电子工程师创新设计必备宝典系列之FPGA开发全攻,未来,FPGA 开 发能力对工程师而言将成为类似C 语言的基础能力之一,面对这样的发展趋势,你还能简单地将FPGA 当成一种逻辑器件吗?还能对FPGA 的发展无动于衷吗?(基于VHDL的FPGA开发快速入门·技巧·实例 )
    2013-12-19 09:33:31下载
    积分:1
  • ix746
    Nonlinear discrete system identification, It uses a pulse of consumer law, Partial least squares method.
    2017-08-28 20:46:28下载
    积分:1
  • I2C
    K2FPGA开发板实验教程——I2C协议说明及verilog实现读写I2C器件,中文内涵代码,验证可用。(K2FPGA development board test tutorial- I2C protocol description and verilog read and write I2C devices, Chinese connotation code to verify availability.)
    2014-03-28 16:37:59下载
    积分:1
  • traffic_lights
    用Verilog实现的交通信号灯控制,主干道和支路通行的时间不相等(Using Verilog implementation of traffic signal control, the trunk road and the slip is not the same passage of time)
    2009-03-28 18:31:31下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载