登录
首页 » VHDL » This document is formatted UltraEdit document describes some of the original Ult...

This document is formatted UltraEdit document describes some of the original Ult...

于 2022-09-16 发布 文件大小:31.16 kB
0 206
下载积分: 2 下载次数: 1

代码说明:

这个文件中是UltraEdit的一些格式化文件说明 由于原来的 UltraEdit 不支持 HDL 语言的格式化显示,把文件解压得到的 wordfile.txt替换其安装目录下的 wordfile.txt 文件即可-This document is formatted UltraEdit document describes some of the original UltraEdit as a result of HDL does not support formatting language shows that the document received decompression wordfile.txt replace its installation directory under the document can wordfile.txt

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • C51tou-wen-jian
    是51单片机常用头文件定义,直接调用就可以,包括:1602液晶,12864液晶,5110屏,I2C,UART,精确延时函数,PWM调速,DS1302,DS18B20,,,,,,,(51 microcontroller used header file defines direct call can include: 1602 LCD, 12864 LCD, 5110 screen, I2C, UART, precision delay function PWM speed control, DS1302, DS18B20,,,,,)
    2013-04-15 17:34:22下载
    积分:1
  • sqr
    VHDL CODE FOR SQUARE WAVE GENERATOR
    2014-01-22 17:14:20下载
    积分:1
  • 数码管显示
    在FPGA EGO1的口袋平台上实现数码管滚动显示学号的功能(Rolling on the digital tube to display the school number)
    2021-04-17 10:08:52下载
    积分:1
  • sobel_edge_detect
    sobel边缘检测,用于图像处理。实现了该算法在FPGA上的实现代码。(Sobel edge detection for image processing.Implementation of the algorithm to achieve the FPGA code.)
    2016-07-17 21:54:26下载
    积分:1
  • 简单电子玩具的感知模块程序设计,通过外部输入信号改变内部信号.从而改变玩具的状态
    简单电子玩具的感知模块程序设计,通过外部输入信号改变内部信号.从而改变玩具的状态-simple electronic toys perception module programming, through external input signal a change in the internal signal. In order to change the state of toys
    2022-03-05 12:17:08下载
    积分:1
  • 10_ImageEdge
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像边缘提取(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image edge extraction)
    2020-10-23 20:27:22下载
    积分:1
  • huffman
    huffman transform in vhdl language
    2013-08-26 13:17:15下载
    积分:1
  • 不足20元的PCI设计,含ABEL源代码。
    不足20元的PCI设计,含ABEL源代码。-PCI design less than 20Yuan ,including ABEL code
    2022-01-24 17:08:50下载
    积分:1
  • SPI_Code(Verilog)
    SPI总线硬件描述语言Verilog下的实现,含主模式和从模式的实现,经过仿真验证,可作为一个单独的模块使用(SPI bus under the Verilog hardware description language to achieve with the main mode and slave mode realization, through simulation, can be used as a separate module uses)
    2021-05-13 13:30:02下载
    积分:1
  • Verilog 编写的IP核,512K的16位SRAM
    Verilog 编写的IP核,512K的16位SRAM-Written in Verilog IP core, 512K 16-bit SRAM
    2023-01-13 23:15:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载