登录
首页 » VHDL » 本人编写的定点除法器,开发软件为XILINX的ISE6.2,通过PAR仿真.

本人编写的定点除法器,开发软件为XILINX的ISE6.2,通过PAR仿真.

于 2022-09-14 发布 文件大小:388.13 kB
0 164
下载积分: 2 下载次数: 1

代码说明:

本人编写的定点除法器,开发软件为XILINX的ISE6.2,通过PAR仿真.-I prepared for the sentinel division, the development of software for the ISE6.2 Xilinx, PAR through simulation.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • hdmi
    说明:  HDMI协议的Verilog实现,通过对RGB三个通道分别进行TMDS编码完成,纯原创代码(Verilog implementation of HDMI protocol, through TMDS coding of RGB three channels, pure original code)
    2020-07-28 16:58:46下载
    积分:1
  • doorlock
    基于FPGA设计的电子密码锁是一个小型的数字系统,与普通机械锁相比,具有许多独特的优点:保密性好,防盗性强,可以不用钥匙,记住密码即可开锁等。(FPGA-based design of the electronic code lock is a small digital system. It has many unique advantages:good privacy and security , it do not need the key but remember password to unlock, and so on while it compare to ordinary mechanical locks.)
    2013-12-25 21:24:41下载
    积分:1
  • VHDL language H.264 realize the opencore, meaning that documents, information su...
    VHDL语言实现H.264的opencore,内涵说明文档、源码和文献等资料。 -VHDL language H.264 realize the opencore, meaning that documents, information such as source code and documentation.
    2022-01-24 18:33:09下载
    积分:1
  • DAC0832
    DAC0832 VHDL源程序 一个适合初学都的程序 (DAC0832 VHDL source code of a program suitable for both beginners)
    2010-05-07 20:13:47下载
    积分:1
  • In the Altera chip 2C35F672 platform FFT procedures DSPBuilder5.0, generated Ver...
    在Altera芯片2C35F672平台上的FFT程序,采用DSPBuilder5.0,生成Verilog文件。开发环境:QuartusII5.0。-In the Altera chip 2C35F672 platform FFT procedures DSPBuilder5.0, generated Verilog file. Development Environment: QuartusII5.0.
    2022-03-16 05:08:13下载
    积分:1
  • huffman
    huffman transform in vhdl language
    2013-08-26 13:17:15下载
    积分:1
  • vhdl um teste com muita coisa interessante ae pra ver
    vhdl um teste com muita coisa interessante ae pra ver
    2023-07-05 20:40:02下载
    积分:1
  • 1、ps/2键盘输入,通过led显示ascii码 2、稍等1s可以在lcd上显示输入的字符 3、其中键盘上的backspce键是用来清屏的 4、当l...
    1、ps/2键盘输入,通过led显示ascii码 2、稍等1s可以在lcd上显示输入的字符 3、其中键盘上的backspce键是用来清屏的 4、当lcd上显示满字符时,在按下按键自动清屏,从第一行显示。-1, ps/2 keyboard input, through the led display ascii code 2, wait 1s in the lcd display characters input 3, which backspce keys on the keyboard was required to settle the screen 4, when the lcd display full of characters, the press the button automatically Qing-ping, from the first line of display.
    2022-01-31 12:27:49下载
    积分:1
  • pld_Tetris
    基于FPGA cyclone III EP3C16F484C6的俄罗斯方块游戏。实现双人进行,屏幕倒置,分数显示,vga接口,键盘接口等功能(Tetris game based on FPGA cyclone III EP3C16F484C6 with functions including double players, screen upside down, score, vga and keyboard interface.)
    2020-11-06 12:39:49下载
    积分:1
  • Synchronous Resets Asynchronous Resets I am so confused! How will I ever know wh...
    Synchronous Resets? Asynchronous Resets?I am so confused!How will I ever know which to use? 复位信号的论文-Synchronous Resets Asynchronous Resets I am so confused! How will I ever know which to use Minute Signal-paper
    2022-03-02 03:52:16下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载