登录
首页 » VHDL » 试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向...

试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向...

于 2022-08-19 发布 文件大小:1.37 kB
0 168
下载积分: 2 下载次数: 1

代码说明:

试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向中间移动再散开;第三种花样为彩灯两边同时亮两个逐次向中间移动再散开;第四种花样为彩灯两边同时亮三个,然后四亮四灭,四灭四亮,最后一灭一亮。四个花样自动变换,重复以上过程。输入时钟频率为500Hz,灯亮的时间在1―4秒之间,可以自由控制。电路中以“1”代表灯亮,以“0”代表灯灭。-Lantern try to design a controller to control 8 lights. The controller has four kinds of lanterns automatically switch the pattern. The first lantern pattern for right-to-left, and then lit from left to right each time, the whole body light second pattern for a lantern light at the same time on both sides of successive spread to the middle of moving again third pattern for lantern light at the same time on both sides to the middle of two successive re-dispersed mobile fourth pattern for the lantern light at the same time on both sides of the three, then four out four bright, four out four-liang, the last light out. Automatically transform the four patterns, repeat the process above. Input clock frequency of 500Hz, the time for lights between 1-4 seconds, they can con

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • OFDM-based-on-FPGA
    用FPGA实现OFDM系统,硬件语言为Verilog,环境为xilinx,详细介绍了接收机和发射机各个模块的源代码(OFDM system with a FPGA implementation, hardware language Verilog, environment xilinx, details of receiver and transmitter modules source code)
    2015-05-11 08:58:13下载
    积分:1
  • tlc549adc
    FPGA AD数据采集模块,实现模拟信号到数字信号转换。(FPGA AD data acquisition module, the analog signal to digital signal conversion.)
    2021-04-14 21:08:55下载
    积分:1
  • 真正成为一个母版页,然后必须了解和使用DHTML。这里省…
    成为真正的网页制作的高手的话,必须了解并使用DHTML.这里提供了最好的手册和文档.-become truly a master pages, then have to understand and use DHTML. Here to provide the best manuals and documents.
    2023-03-13 00:40:03下载
    积分:1
  • dct idct 编码
    输入的8X8图像数据块包括在范围从0到255的整数。在DCT计算的平均值减去128从输入数据中最小的输入数据块的冗余。核心可以计算输入数据的范围128到127以及–。然后,平均值128不减。在DCT的计算,数据可以减少到重要的信息集中到少数的DCT结果,留下剩余的系数等于零。这意味着图像的能量集中 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报
    2022-03-15 14:09:44下载
    积分:1
  • 此ip核是xvga视频接口控制器,主要针对xilinx公司的开发工具
    此ip核是xvga视频接口控制器,主要针对xilinx公司的开发工具-This ip is nuclear XVGA video interface controller, the main target Xilinx
    2022-01-25 16:44:58下载
    积分:1
  • 20190718 - Copy
    说明:  this files describes how to build i2c block modules in verilog hdl and programming them on an fpga device
    2020-06-21 21:20:02下载
    积分:1
  • 用状态机实现一序列检测器,即检测到串行码{1110010}后,检测器输出1,否则输出0;...
    用状态机实现一序列检测器,即检测到串行码{1110010}后,检测器输出1,否则输出0; -State machine used to achieve one sequence detector, which detects the serial code (1110010), the detector output 1, otherwise output 0
    2022-02-05 19:06:27下载
    积分:1
  • testbench.sv
    RS 编码和解码Verilog Code, 实现了RS(544,514)的编码和译码;(-RS Coding and Decoding Verilog code, implement RS(544,514))
    2016-09-25 16:05:54下载
    积分:1
  • eBook_Verilog_HDL--Guide_to_Digital_Design_Synthes
    说明:  对于有经验的用户和新用户写的,这本书给您的Verilog HDL的广泛报道。该书强调了实际设计和验证的角度,而不是只注重Verilog的语言方面。(Written for both experienced and new users, this book gives you broad coverage of Verilog HDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspects. )
    2010-04-15 01:27:30下载
    积分:1
  • 利用AT89C51实现LCD日历电子钟源码
    利用AT89C51实现LCD日历电子钟源码-AT89C51 realization of the use of electronic LCD calendar clock source
    2023-01-24 10:00:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载