登录
首页 » VHDL » CPLD

CPLD

于 2022-08-10 发布 文件大小:555.97 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

基于CPLD 的光电脉冲码盘 信号四倍频电路设计-CPLD-based electro-optical pulse encoder signals four multiplier circuit design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pylori
    A VANET research program
    2012-08-23 21:50:13下载
    积分:1
  • 互联网测试和检测垃圾邮件
    A 凸轮是一个转动或滑动的片断,在机械联动使用特别是在将旋转运动转变为直线运动或反之亦然。 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报
    2022-02-15 23:05:25下载
    积分:1
  • 基于IIC的EEPROM模型代码
    说明:  基于IIC协议的EEPROM模型,可实现串行数据转并行数据,并行数据转串行数据,分为EEPROM模块,EEPROM_WR模块,signal模块,Top模块(The EEPROM model based on IIC protocol can convert serial data to parallel data and parallel data to serial data. It is divided into EEPROM module and EEPROM module_ WR module, signal module, top module)
    2020-10-02 00:30:24下载
    积分:1
  • quartus II中文用户教程(英文版的完全翻译)
    说明:  quartus II中文用户教程(英文版的完全翻译),和一切爱好可编程器件的同仁共勉之(Quartus II Chinese user guide (English version of the full translation) love and all programmable devices colleagues share Zhi)
    2020-12-21 14:19:08下载
    积分:1
  • pci9504
    Verilog 语言编写 PCI9054 控制器的接口电路,实现 PCI总线到本地 8 位总线的转接控制(The Verilog language writes the interface circuit of the PCI9054 controller to realize the transfer control of the PCI bus to the local 8 bit bus)
    2020-11-06 11:39:49下载
    积分:1
  • used in the preparation of Verilog FLEX10K achieve simple CPU
    用verilog编写在FLEX10K上实现的简易CPU-used in the preparation of Verilog FLEX10K achieve simple CPU
    2022-03-25 10:21:37下载
    积分:1
  • 实现
    Implementation of Image Processing Algorithms in FPGA Hardware.
    2023-02-08 15:20:04下载
    积分:1
  • zhitouzi
    原创。掷骰子游戏,VHDL,quartus,北京邮电大学数电实验,实现随机掷骰子游戏,在数码管显示点数,点阵显示输赢,有开机动画以及开机音乐,可实现多人游戏等(games, VHDL, quartus,experiments of BUPT, pure originality,random game, in the digital display dots, dot matrix display winning or losing, there are boot animation and boot music, multiplayer gaming can be achieved)
    2020-12-24 20:49:04下载
    积分:1
  • ExpectedBoardDetails1.txt
    Use full for knowing board details while making projects on FPGA and matlab simulations
    2013-11-20 17:47:58下载
    积分:1
  • SR_DDS
    DDS信号源设计,有正弦波,方波,三角波,AM波,FM波,还有PSK,FSK,16QAM等多种信号产生。(DDS signal source design, there are sine, square wave, triangle wave, AM wave, FM wave, as well as PSK, FSK, 16QAM and other signal generation.)
    2016-03-20 22:04:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载