登录
首页 » VHDL » ROM建立平方电路

ROM建立平方电路

于 2022-08-07 发布 文件大小:1.00 kB
0 166
下载积分: 2 下载次数: 1

代码说明:

A ROM to build a squaring circuit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 一个在CPLD,EPM70128上实现的PWM控制源程序。
    一个在CPLD,EPM70128上实现的PWM控制源程序。-A CPLD, EPM70128 realize the PWM control on the source.
    2022-05-08 12:21:41下载
    积分:1
  • CDCM6208_SPI
    说明:  完成对cdcm6208的时钟芯片的配置,输出高频时钟(cdcm6208 cofigure using SPI interface)
    2021-02-06 18:29:56下载
    积分:1
  • 运用vhdl程序设计语言进行ppm设计,ppm 设计在vhdl语言中非常常用,运用已经越来越广泛。...
    运用vhdl程序设计语言进行ppm设计,ppm 设计在vhdl语言中非常常用,运用已经越来越广泛。-use vhdl program design language ppm design, vhdl ppm design in a very common language, has become increasingly widespread use.
    2023-06-27 12:15:04下载
    积分:1
  • VHDL手册很不错,适合硬件描述语言指南
    VHDL handbook is very nice and suitable guide to HVDL language
    2022-04-17 19:38:41下载
    积分:1
  • NumClock
    基于Altera公司系列FPGA(Cyclone EP1C3T144C8)、Verilog HDL、MAX7219数码管显示芯片、4X4矩阵键盘、TDA2822功放芯片及扬声器等实现了《电子线路设计• 测试• 实验》课程中多功能数字钟实验所要求的所有功能和其它一些扩展功能。包括:基本功能——以数字形式显示时、分、秒的时间,小时计数器为同步24进制,可手动校时、校分;扩展功能——仿广播电台正点报时,任意时刻闹钟(选做),自动报整点时数(选做);其它扩展功能——显示年月日(能处理大月小月,可手动任意设置年月日),秒表(包括开始、暂停和清零)。(based Altera FPGA series (Cyclone EP1C3T144C8) , Verilog HDL, MAX7219 Digital Display chips, 4x4 matrix keyboard, TDA2822 chip power amplifier and loudspeakers of the "Electronic Circuit Design)
    2021-01-16 22:18:50下载
    积分:1
  • mux21a
    在VHDL结构体中用于描述逻辑功能和电路结构的语句分为顺序语句和并行语句两部分,顺序语句的执行方式十分类似于普通软件语言的程序执行方式,都是按照语句的前后排列方式顺序执行的。(VHDL structure in the body used to describe the logic function and circuit structure of the order of statements and expressions are divided into two parts in parallel statement, modalities for the implementation of the order of statement is very similar to ordinary language software program implementation, are in accordance with the statements before and after the arrangement of the order implementation.)
    2008-12-24 18:25:20下载
    积分:1
  • 实现在屏幕上显示绿色和红色相间的水平条纹
    实现在屏幕上显示绿色和红色相间的水平条纹。其中,vga_640x480模块将产生行同步信号hsyn和场同步信号 vsync; vga_stripes模块将产生red、green和blue三个输出。(The horizontal stripes of green and red are displayed on the screen. Among them, vga_640x480 module will produce line synchronization signal Hsyn and field synchronization signal vsync; vga_stripes module will produce red, green and blue three outputs.)
    2020-06-24 02:00:02下载
    积分:1
  • 移位寄存器。verilog VHDL
    shift register. vhdl verilog
    2023-06-29 10:50:03下载
    积分:1
  • This tutorial presents some basic concepts that can be helpful in debugging of a...
    This tutorial presents some basic concepts that can be helpful in debugging of application programs written in the Nios II assembly language, which run on Altera’s DE2 boards.
    2022-08-19 12:45:10下载
    积分:1
  • 41_eth_ddr3_lcd
    说明:  “基于 ROM 的 LCD图片显示实验 ”中利用 FPGA 片上存储资源存储图片,并通过 LCD接口将图片显示到 LCD屏幕上。但是由于 FPGA 片上存储资源有限,只能存储分辨率较小的图片(In the experiment of LCD image display based on ROM, FPGA on-chip storage resources are used to store pictures, and the pictures are displayed on LCD screen through LCD interface. However, due to the limited on-chip memory resources of FPGA, it can only store images with smaller resolution)
    2021-03-21 00:33:00下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载