登录
首页 » Verilog » 以太网 1000

以太网 1000

于 2022-07-21 发布 文件大小:3.66 MB
0 154
下载积分: 2 下载次数: 1

代码说明:

在PVI接收16位并行数字流(视频),其次是一个时钟信号(英尺= 29兆赫),小写字母

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ISE_uart
    自己在ISE下用VHDL写的UART,简单,易懂(in ISE using VHDL was the UART, simple, understandable)
    2021-03-08 21:59:28下载
    积分:1
  • I2C总线111
    说明:  此程序为调试通过的程序,带有I2C总线功能的程序.(this procedure through the debugging process, with I2C bus function procedures.)
    2005-11-05 13:51:27下载
    积分:1
  • 网络上的芯片
    设计处理最小化路由器端口五口三个端口,这样我们可以节省功耗和面积。
    2023-04-01 01:15:04下载
    积分:1
  • exercise3
    用verilog实现dsp与Fpga接口的同步设计,其功能包括读写操作及四个功能模块,采用两个fifo实现不同时钟域的地址与数据的转换,在quartus ii11.0环境下运行,运行此程序之前需运行将调用fifo。(Dsp using verilog achieve synchronization with Fpga interface design, its features include read and write operations and four functional modules, using two different clock domains to achieve fifo address and data conversion in quartus ii11.0 environment to run, run this program required before running calls fifo.)
    2013-08-30 11:12:09下载
    积分:1
  • Verilog 仲裁器
    有四个层次的轮循仲裁器。这是由 WD Peterson 在 vhdl 语言编码的衍变
    2022-10-07 08:50:03下载
    积分:1
  • coverlater
    本程序是在Quartus7.2环境下编译的一个简单的(2,1,3)卷积码,能够成功地编译和仿真。(This procedure is in circumstances Quartus7.2 compile a simple (2,1,3) convolutional code, can successfully compile and simulation.)
    2021-03-13 20:49:24下载
    积分:1
  • cordic_atan
    说明:  用verilog语言实现计算反正切函数,在软件无线电中解调PM/FM中使用的尤为频繁。上传的压缩包是modelsim工程,基于6.5c,里边包含一个完整的PM波产生以及解调过程的matlab文件仿真,并取其中间的I和Q支路做为verilog文件的输入,并将其借条输出与MATLAB实际解调输出作比较。 鉴相器的设计基于CORDIC算法,其精度取决于迭代的深度。由于工程实际运用只需要解调出atan值,并不需要绝对的值,所以并没有给予加权,需要的同学可以自己加上。(Calculated using verilog language arc tangent function, the software radio demodulation PM/FM is particularly used frequently. From the archive is modelsim project, based on 6.5c, inside the PM contains a complete demodulation process of wave generation and simulation matlab file, and whichever is the middle of the I and Q branch verilog file as input, and its IOU demodulated output and actual output of MATLAB for comparison. Phase detector design is based on CORDIC algorithm, its accuracy depends on the iteration depth. As the practical application of engineering demodulated atan value only and does not need absolute value, and there is no weight given to the need of the students can add their own.)
    2010-04-07 16:30:47下载
    积分:1
  • uart
    实现与电脑端串行数据发送与接收,波特率为9600(Realize serial data sending and receiving with the computer terminal)
    2017-10-04 01:30:01下载
    积分:1
  • source
    说明:  altera fpga 实现fft,用fft IP核,有matlab仿真代码(Altera FPGA implementation of FFT, FFT IP core, matlab simulation code)
    2020-12-18 20:29:11下载
    积分:1
  • PCIE资料和仿真教程1-6
    PCIE仿真设计教程1-6,我帮大家收集到一起了(PCIE simulation design tutorial 1-6, I help you gather together.)
    2020-11-09 19:29:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载