登录
首页 » Verilog » 通用 VGA 时序控制器

通用 VGA 时序控制器

于 2022-07-18 发布 文件大小:1.30 kB
0 208
下载积分: 2 下载次数: 1

代码说明:

这是一个普通的 VGA 时序控制器代码直接生成 HSync、 垂直同步和 HCount,VCount 信号。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ozgul2013
    说明:  Digital pre-distortion (DPD) is an advanced digital signal-processing technique that mitigates the effects of power amplifier (PA) nonlinearity in wireless transmitters. DPD plays a key role in providing efficient radio digital front-end (DFE) solutions for 3G/4G basestations and beyond. Modern FPGAs are a promising target platform for the implementation of flexible wireless DFE solutions, including DPD.
    2019-01-05 18:20:30下载
    积分:1
  • MP3-coder
    In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder. Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them includes all the VHDL source codes of the component.)
    2013-08-06 15:40:24下载
    积分:1
  • TOPWAY-UC1698-AppNote-V0.2
    UC1698U驱动160*160LCD中文应用及例程(UC1698U driver 160* 160LCD Chinese applications and routines)
    2013-05-23 09:25:56下载
    积分:1
  • 键盘按键消抖
    键盘按键消抖,短时间内的摁键键值采集,在规定时间内,如果存在按键的上升沿和下降沿,不予以采集,超过该时间,则采集为该键当前状态值
    2022-08-10 06:33:27下载
    积分:1
  • BCH_EncDec_Matlab
    bch编解码的完整版,本人已经做过fpga实现,就是按照该程序为原型,绝对可运行(bch decoding the full version, I have done fpga implementation is in accordance with the procedure for the prototype, can certainly run)
    2011-10-27 21:55:11下载
    积分:1
  • 固定长度 32 位乘法器
    32 位有符号乘法 33 周期中的,它可以轻松地提高到可变延迟乘数,可以计算出这个乘数。
    2022-07-15 11:53:06下载
    积分:1
  • gps
    基于fpga和dsp架构的gps接收机的设计和实现(Design and Implementation of gps Receiver Based on fpga)
    2017-05-25 17:44:51下载
    积分:1
  • shperedecode
    基于软输出固定复杂度球形译码的高效迭代检测算法,最新的球形译码论文(Iterative detection algorithm based on a fixed complexity soft-output sphere decoding efficiency, sphere decoding papers)
    2012-09-07 20:36:21下载
    积分:1
  • atom.2007.12.tar
    Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C
    2008-05-12 10:13:23下载
    积分:1
  • 8_sys_clock
    黑金开发板对时钟信号的编写实验以及调试,相关代码如压缩包所示(CLOCK FPGA)
    2012-09-18 22:51:36下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载