登录
首页 » VHDL » VHDL项目设置:FLV

VHDL项目设置:FLV

于 2022-07-18 发布 文件大小:3.46 MB
0 161
下载积分: 2 下载次数: 1

代码说明:

vhdl项目设置: flv的 -VHDL Project Settings: flv

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fdivision
    在quartus平台下,并使用verillog hdl编写的时钟分频仿真(In quartus platform and use verillog hdl write clock divider simulation)
    2016-08-15 07:45:12下载
    积分:1
  • Verilog1
    这个程序为通信中的16QAM调制程序,可用于无线或有线通信系统的调制仿真之用。(The 16QAM modulation communication this program can be used for wireless or wired communication system modulation simulation purposes.)
    2013-05-16 17:30:08下载
    积分:1
  • SPWM_FPGA
    用FPGA实现SPWM波输出,其中包含三角波和正弦波(With the FPGA realization of SPWM wave output, including triangle wave and sine wave )
    2015-04-19 11:24:18下载
    积分:1
  • 用例化语句和case语句编写的全加器的VHDL描述。
    用例化语句和case语句编写的全加器的VHDL描述。-Of statements were prepared using the full adder of the VHDL description.
    2022-01-26 02:45:15下载
    积分:1
  • Tempe_deteV2.1
    说明:  FPGA接收串口UART发来的指令设定温度报警值,实时采集DS18B20温度传感器并显示,带报警功能(FPGA receives the instruction from UART, sets the temperature alarm value, collects and displays DS18B20 temperature sensor in real time, with alarm function)
    2021-04-13 13:28:56下载
    积分:1
  • chengxu
    设计制作一个可容纳4组参赛者的数字智力抢答器,每组设置一个抢答按键; 电路具有一第一抢答信号的鉴别和锁存的功能。在主持人将系统复位并发出抢答指令后,若参加者按抢答键,则该组指示灯亮并用组别显示抢答者的组别。此时,电路具有自锁功能,使别组的抢答开关不起作用。 设置计分电路。每组在开始时预置成6分,抢答后主持人计分,答对一次加1分。(The design can accommodate a the Entrants digital intellectual Responder, each set answer in a key circuit has a first answer in the signal to identify and latch functions. Host to the system reset and sent the answer in instruction, participants answer in key, the group of the group light and display the answer in the group. At this point, the circuit has a self-locking function does not work in other groups to answer switch. Set Scoring circuit. Preset six points each at the beginning of the answer in scoring after the host, answer time, add 1 point.)
    2012-06-10 12:58:44下载
    积分:1
  • 电子设计大赛作品_音频信号分析仪的FPGA源码(一等奖)
    电子设计大赛作品_音频信号分析仪的FPGA源码(一等奖)-Electronic Design Competition works _ audio signal source analyzer FPGA (first prize)
    2022-05-27 13:15:23下载
    积分:1
  • power_control
    四轴动力模块,用一个顶模块控制,输入有:油门(20档);指令;水平仪控制指令,4个输出口(Axis power modules, with a top module control inputs are: accelerator (20 files) instruction Level control instructions, four output ports)
    2013-12-26 20:57:03下载
    积分:1
  • reversible-squarer
    it is hybrid squarer circuit which will be designed using reversible gates which having les hardware complexity with compared to the conventional gates
    2015-04-21 15:05:54下载
    积分:1
  • CU设计
     计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计计算机组成原理CU设计
    2023-06-25 08:00:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载