-
UART_CESHI
基于VHDL语言的串口发送和接收程序,自己调试通过,并已经运用在工程中(Based on the serial port to send and receive procedures VHDL language, its own debugging, and has been used in the project)
- 2016-08-05 15:27:54下载
- 积分:1
-
dianti
6层电梯设计,采用vhdl编写,能够实验电梯功能(6-story elevator design, using vhdl prepared, able to lift function experiments)
- 2014-04-06 11:41:34下载
- 积分:1
-
这是一个VHDL代码为USB
this a vhdl code for usb-this is a vhdl code for usb
- 2022-01-26 08:21:54下载
- 积分:1
-
一款介绍Soc使用的PDF文档供大家看和实践,还是有一定参考价值的!...
一款介绍Soc使用的PDF文档供大家看和实践,还是有一定参考价值的!-A description Soc using PDF documents for everyone to see and practice, there are still some reference value!
- 2022-01-25 23:50:29下载
- 积分:1
-
altera de2 开发板 vga lcd控制quatus 工程
altera de2 开发板 vga lcd控制quatus 工程-altera de2 board vga lcd control quatus works
- 2023-05-15 10:55:03下载
- 积分:1
-
Electronic organ program design implementation and simulation of vhdl source cod...
电子琴程序设计与仿真的vhdl实现的源代码-Electronic organ program design implementation and simulation of vhdl source code
- 2022-02-02 22:03:59下载
- 积分:1
-
VHDL
Project manager is reak vhdl old man
- 2015-09-10 10:06:28下载
- 积分:1
-
一种RISC结构8位微控制器的设计与实现
一种RISC结构8位微控制器的设计与实现-The structure of a RISC micro-controller" s 8 Design and Implementation
- 2023-08-07 22:10:06下载
- 积分:1
-
FPGA-DSP
vhdl编写的FPGA与DSP接口程序,在FPGA内分配了两块双BUFFER与DSP进行通信(vhdl prepared FPGA and DSP interface program, the FPGA within the allocated 2 pairs of BUFFER to communicate with the DSP)
- 2021-01-08 10:58:51下载
- 积分:1
-
1024
1024点fft verilog hdl-1024-point fft verilog hdl
- 2022-05-31 03:08:59下载
- 积分:1