登录
首页 » VHDL »

于 2022-07-05 发布 文件大小:492.18 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • liyuanlnx_dynamic_led
    FPGA数码管显示秒表实验 三种方法实现: 方法一: 对秒计数,得到(秒显示)0~9, 对(秒显示)计数,得到(分秒显示)0~5, 对(分秒显示)计数,得到(分钟显示)0~5, 注意进位时机 方法二: 对秒计数,得到(秒显示)0~9 对秒计数,得到(分秒显示)0~5 对秒计数,得到(分钟显示)0~5 方法三: 只对秒计数,分别取模 %60得到分钟显示 ************************ 余数%10得到分秒显示 (据说)取模运算占资源!!!!(也能接受?好像...) 再剩下的余数为秒显示 ************************(Experiment of Digital Tube Display Stopwatch Based on FPGA Three ways to achieve)
    2020-06-22 04:40:02下载
    积分:1
  • 24小时时钟设计程序,含有时,分,秒的电路设计,基于VHDL语言,用Quartus 2程序实现。...
    24小时时钟设计程序,含有时,分,秒的电路设计,基于VHDL语言,用Quartus 2程序实现。-24-hour clock design process, with hour, minute, second circuit design, based on the VHDL language, using Quartus 2 program.
    2022-03-23 02:16:08下载
    积分:1
  • ecc
    This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • 这是一个verilog代码为根升余弦滤波器
    this is a verilog code for root raised cosine filter
    2022-05-25 01:29:30下载
    积分:1
  • HDB3
    HDB3 encoder and decoder(HDB3 decoer)
    2020-11-11 12:29:45下载
    积分:1
  • reverse-string
    programe reverse a string in c
    2015-04-13 17:09:26下载
    积分:1
  • ofdm_modulation
    OFDM modulation source code written in Matlab
    2009-06-01 17:52:44下载
    积分:1
  • shockware
    VHDL 波形防止抖动程序,学习试验材料(VHDL prevent jitter waveform procedures, the pilot study materials)
    2007-03-01 13:15:37下载
    积分:1
  • FPGA
    韩福柱老师FPGA实验源码,用vhdl语言在xilinx FPGA上实现,包括ad采集,温度传感器读取,秒表,跑马灯和按键次数统计4个实验(Han Fu teacher FPGA column experiment source code, vhdl languages on xilinx FPGA implementations, including ad acquisition, temperature sensor readings, stopwatch, marquees and keystrokes 4 experimental statistics)
    2017-01-06 15:54:53下载
    积分:1
  • AND
    this is "AND" gate implementation in VHDL
    2012-12-23 00:59:12下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载