登录
首页 » VHDL » 一款240*128的LCD模块在ALTERA FPGA NIOS中的应用,自己写的AVALON总线IP,包括所有源码,可轻松用于NIOS中,供大家参考...

一款240*128的LCD模块在ALTERA FPGA NIOS中的应用,自己写的AVALON总线IP,包括所有源码,可轻松用于NIOS中,供大家参考...

于 2022-07-03 发布 文件大小:12.92 kB
0 182
下载积分: 2 下载次数: 1

代码说明:

一款240*128的LCD模块在ALTERA FPGA NIOS中的应用,自己写的AVALON总线IP,包括所有源码,可轻松用于NIOS中,供大家参考-A 240* 128 LCD module in the ALTERA FPGA NIOS application, write your own AVALON Bus IP, including all source code can be easily used in NIOS for reference

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • wallace multiplier trees for 4:2
    2022-02-10 01:12:10下载
    积分:1
  • 层合板刚度
    层合板的刚度的计算和验算,包括拉伸刚度A、弯曲刚度D以及耦合刚度B。 首先要给定层合板的各个参数,具体有:层合板的层数N;各单层的弹性常数E1、E2、 、G12;各单层对应的厚度;各单层对应的主方向夹角 。(The stiffness of laminated plates is calculated and checked, including tensile stiffness, A, flexural stiffness, D and coupling stiffness B. First of all, it is necessary to give the parameters of laminated plates, such as the number of plies N, the elastic constants of each layer, E1, E2, and G12, the thickness of each monolayer, and the angle of the main direction corresponding to each single layer.)
    2021-01-18 09:28:43下载
    积分:1
  • 实例
    说明:  FPGA 学习实例 动态时钟、面积、速度优化相关代码(Codes related to dynamic clock, area and speed optimization for learning examples of FPGA)
    2020-06-22 22:40:02下载
    积分:1
  • Buffer-DAQ
    基于研华采集卡的FIFO双缓存区高速数据采集(FIFO DAQ)
    2015-01-11 19:09:49下载
    积分:1
  • 基于FPGA数字频率计
    基于FPGA数字频率计,VHDL,quartus,8位频率显示,精确度高
    2022-03-07 18:22:47下载
    积分:1
  • sobel-with-verilog-language
    用verilog实现sobel边缘检测算法(sobel edge detection with verilog language)
    2020-07-12 19:38:53下载
    积分:1
  • 基于VHDL的点阵控制
    1、固定红色显示一个汉字或图形,显示亮度4 级可调,用一个btn 按钮实现亮度调节,亮度变化视觉效果要尽量明显。2、用从红到绿 8 级渐变色显示一个固定汉字或图形。3、分别用单字循环显示、左右滚动显示、上下滚动显示三种显示方式单色显示四个汉字或图形,显示过程中,显示方式用一个btn 按键进行切换。4、显示的图形或汉字要尽量饱满美观。
    2022-04-27 08:32:36下载
    积分:1
  • here is realized simple FIFO stack in vhdl. very simple example, but very help...
    here is realized simple FIFO stack in vhdl. very simple example, but very helpful.
    2022-03-12 07:44:59下载
    积分:1
  • shuzishizhong
    基于DE2-115开发板设计的一个数字钟,能进行正常的小时、分、秒计时功能,并分别由开发板上面的数码管显示秒(60s)、分(60min)、小时(24hours)的时间。并具有手动调整时间的功能(DE2-115 board design based on a digital clock, and enables the normal hours, minutes, seconds chronograph function, and were above the development board digital display seconds (60s), points (60min), hours (24hours) time . And has a function to manually adjust the time)
    2020-11-01 11:39:54下载
    积分:1
  • AGC
    The AGC is a smart programmable gain amplifier (PGA). The amplifier gain is adjusted based upon the input signal level so that the output is at a specified Target Gain. The AGC can be configured to be either a mono or stereo input / output component. For illustration purposes, the following discussion will highlight the stereo configuration.
    2017-12-01 17:26:59下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载