登录
首页 » VHDL » full adder设计代码,verilog 语言描述,通过modelsim 仿真,quartus综合...

full adder设计代码,verilog 语言描述,通过modelsim 仿真,quartus综合...

于 2022-06-30 发布 文件大小:4.53 kB
0 146
下载积分: 2 下载次数: 2

代码说明:

full adder设计代码,verilog 语言描述,通过modelsim 仿真,quartus综合-full adder design code, verilog language to describe, through the ModelSim simulation, quartus integrated

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制....
    用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制.-with AHDL prepared MAXPULS development. Communications from external clock rate and restriction on the number of data bytes.
    2022-12-17 02:20:02下载
    积分:1
  • bldc_motor_control_design_example
    无刷直流电机 VHDL VERILOG 控制,速度环,RS232 串口接收发送 始终分频 PWM生成 电机相序 actel FPGA使用-VERILOG BLDC control of the use of actel FPGA( actel VERILOG BLDC control of the use of actel FPGA)
    2020-10-29 09:19:57下载
    积分:1
  • apbi2c_latest.tar
    APB总线协议转I2C总线协议的接口IP,verilog代码实现,包含详细testbench(APB bus interface to I2C bus interface IP,verilog code )
    2020-09-16 10:27:55下载
    积分:1
  • uart
    uart 发送模块接收模块及tb,其中可以选择不同波特率进行收发,代码带有详细注释。(UART sending module and receiving module)
    2020-06-20 20:00:02下载
    积分:1
  • 在MAXPLUSII下实现BOOTH算法,可以进行任意位K×K的乘法
    在MAXPLUSII下实现BOOTH算法,可以进行任意位K×K的乘法-BOOTH algorthim implemented in the MAXPLUSII environment, which can carry out arbitrary bits multiplication.
    2022-05-08 13:11:29下载
    积分:1
  • liushuxian
    中文版DLX流水线技术相关方面介绍以及简单应用 适用于面对初学者讲解(Chinese version of the DLX pipeline technology-related aspects of introduction and a simple application Suitable for beginners to explain face)
    2014-12-09 21:33:45下载
    积分:1
  • RS485verilog
    这是用Verilog写的RS485通信程序,可以使用,希望大家能够互相交流,(This is a Verilog writing RS485 communication program, can be used, I hope we can communicate with each other,)
    2021-04-01 15:59:08下载
    积分:1
  • it is a multiplier used in RIsc architecture based processor.......
    it is a multiplier used in RIsc architecture based processor.......
    2022-08-09 07:53:07下载
    积分:1
  • 等精度数字频率计 的一个工程
    等精度数字频率计 的一个工程---包括vhdl源程序和编译后产生的相关文件-Such as precision digital frequency of a project- including VHDL source code and compile the relevant documents after
    2022-11-14 20:40:03下载
    积分:1
  • GUI
    1)选择一个语音信号作为分析对象,或录制一段语音信号; 2)对语音信号进行采样,画出采样前后语音信号的时域波形和频谱图; 3)利用MATLAB中的随机函数产生噪声加入到语音信号中,使语音信号被污染,然后进行频谱分析; 4)设计用于处理该语音信号的数字滤波器,给出滤波器的性能指标,画出滤波器的频率响应; 5)对被噪声污染的语音信号进行滤波,画出滤波前后信号的时域波形和频谱,并对滤波前后的信号进行比较和分析; 6)回放各步骤的语音信号,给出相应处理程序及运行结果分析。(1) Select a voice signal as an analysis object, or record a voice signal 2) sampling the voice signal, draw the waveform and frequency spectrum of the time domain before and after sampling the speech signal 3) using the random function in MATLAB generated noise was added to the speech signal, the speech signal to be contaminated, and then spectrum analysis 4) for processing the speech signal, the digital filter design, given the performance of the filter to draw the filter' s frequency response 5) on the noise pollution of the speech signal is filtered, time-domain waveform and spectrum draw before and after filtering the signal before and after filtering, and the signal for comparison and analysis 6) playback of the speech signal for each step, given the results of the corresponding processing procedures and run analysis.)
    2021-03-18 17:29:19下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载