登录
首页 » VHDL » 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…

通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…

于 2022-06-20 发布 文件大小:5.88 kB
0 264
下载积分: 2 下载次数: 2

代码说明:

FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGA_Display(FPGA)
    在FPGA开发平台上,通过按键控制一个弹球小游戏。输出VGA显示信号输送到显示器上显示(On the FPGA development platform button control of a pinball game. VGA output signal is supplied to the display displayed on the display)
    2017-05-02 10:59:42下载
    积分:1
  • FPGA
    FPGA的学习指南,绝对经典,内容比较超值,我已经细心读过了,讲解清晰,快速入门。-FPGA-study guide, an absolute classic, the content of more value, I have carefully read, and to explain clearly, Getting Started.
    2023-07-28 14:25:03下载
    积分:1
  • 完成一个FIR数字滤波器的设计。要求: 1、 基于直接型和分布式两种算法。 2、 输入数据宽度为8位,输出数据宽度为16位。 3、 滤波器的阶数为1...
    完成一个FIR数字滤波器的设计。要求: 1、 基于直接型和分布式两种算法。 2、 输入数据宽度为8位,输出数据宽度为16位。 3、 滤波器的阶数为16阶,抽头系数分别为h[0]=h[15]=0000,h[1]=h[14]=0065,h[2]=h[13]=018F,h[3]=h[12]=035A,h[4]=h[11]=0579,h[5]=h[10]=078E,h[6]=h[9]=0935,h[7]=h[8]=0A1F。 -Completion of a FIR digital filter design. Requirements: one, based on the direct type and distributed two algorithms. 2, input data width of 8, the output data width of 16. 3, filter order of 16 bands, tap coefficients for h [0] = h [15] = 0000, h [1] = h [14] = 0065, h [2] = h [13] = 018F , h [3] = h [12] = 035A, h [4] = h [11] = 0579, h [5] = h [10] = 078E, h [6] = h [9] = 0935, h [7] = h [8] = 0A1F.
    2022-10-24 20:10:03下载
    积分:1
  • vhdlcoder
    VDHL的简单DEMO演示,有利于初学者学习使用(VDHL simple demo DEMO will help beginners learn to use)
    2008-01-16 15:44:44下载
    积分:1
  • 016_versat_updown_counter
    说明:  Verilog实现的加减法功能计数器,通过独立的自增自减信号控制计数器进行自增计数和自减计数(Function counter of addition and subtraction implemented by Verilog)
    2019-11-27 23:16:27下载
    积分:1
  • AD_R
    AD7685芯片采集程序,可以自行设置采样率,经检验可用。(The AD7685 chip collection procedures, available.)
    2020-12-20 14:19:08下载
    积分:1
  • 归档
    ddr3使用教学(DDR3 using teaching)
    2018-03-19 09:57:19下载
    积分:1
  • 基于VHDL数字频率计
    基于vhdl可用的数字频率计,误差较小,精准度较高。文件中还包含了与arm的通信模块、
    2022-03-05 17:19:11下载
    积分:1
  • 1
    说明:  matlab code for JTAG cable checking
    2014-02-04 19:27:39下载
    积分:1
  • I2C
    关于I2C总线协议的verilog代码,里面包括了3个verilog代码(I2C bus protocol verilog code, which includes three verilog code)
    2012-08-31 14:31:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载