登录
首页 » VHDL » 用VerilogHDL进行频率生成器。

用VerilogHDL进行频率生成器。

于 2022-01-21 发布 文件大小:1,006.92 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

yong VerilogHDL yu yan bianxie de pinlv fa sheng qi,shi yong ISE ruan jian da kai.-Used VerilogHDL to make a frequency builder.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 全部通过,是我的精心设计,完全满足初学者的要求。
    全部通过,是我的精心设计,完全满足初学者的要求。-all passed, I was carefully designed, fully meet the requirements of beginners.
    2022-03-02 01:44:58下载
    积分:1
  • 429NEW-03-15
    429总线通过FPGA直接实现发送程序,通过Verilog实现(send 429 message by Verilog and FPGA )
    2021-04-23 09:58:48下载
    积分:1
  • Automatic-washing-machine-controller
    全自动洗衣机的控制器。 1.洗衣机的工作步骤为洗衣、漂洗和脱水三个过程,工作时间分别为:洗涤10秒,漂洗5秒,脱水5秒; 2.用一个按键实现洗衣程序的手动选择:A、单洗涤;B、单漂洗;C、单脱水;D、漂洗和脱水;E、洗涤、漂洗和脱水全过程; 3.用显示器件显示洗衣机的工作状态(洗衣、漂洗和脱水),并倒计时显示每个状态的工作时间,全部过程结束后,应提示使用者; 4.用一个按键实现暂停洗衣和继续洗衣的控制,暂停后继续洗衣应回到暂停之前保留的状态; (Automatic washing machine controller. 1 washing machine work steps for the laundry, rinsing and dehydration three processes, working hours are as follows: washed for 10 seconds, rinse for 5 seconds, dehydrated five seconds 2 with a button to manually select the program to achieve laundry: A, single-washing B, single rinse C, a single dehydration D, rinsing and dehydration E, washing, rinsing and dehydration the whole process 3 with a display device display the working status of washing machine (laundry, rinsing and dehydration), and each state countdown show working hours, after the whole process should prompt the user 4 laundry with a button to pause and continue control of laundry, laundry should be back after a pause pause before continuing to retain the state )
    2020-11-11 16:29:44下载
    积分:1
  • from across the Xilinx website, learning some FPGA dynamic reconfigurable good e...
    从Xilinx网站上下的,学习FPGA部分动态重配置很好的例子。-from across the Xilinx website, learning some FPGA dynamic reconfigurable good example.
    2023-03-28 16:10:04下载
    积分:1
  • freeDev数字应用开发板中的七段数码管的IP核的verilog实现
    freeDev数字应用开发板中的七段数码管的IP核的verilog实现-freeDev digital application development boards in the seven-segment digital tube of the IP core implementation of the verilog
    2022-01-31 19:57:07下载
    积分:1
  • vedic_Code
    vedic multiplication
    2015-11-16 19:19:40下载
    积分:1
  • Classic_Manual_Verilog_programming_language
    Verilog编程语言经典手册Classic Manual Verilog programming language(Verilog programming language classic manual Classic Manual Verilog programming language)
    2010-07-30 09:31:49下载
    积分:1
  • Construction-and-Experimental-Evaluations-of-User
    Construction and Experimental Evaluations of User-Centered Power
    2011-11-29 08:35:34下载
    积分:1
  • Altium Partner SN-1000010 r10
    Browser modularization processing, browser modularization combing, browser modularization expansion
    2020-06-24 04:20:01下载
    积分:1
  • saw
    verilog编写,巧妙的通过计数方式完成了三角波的波形,可直接对da输出。(verilog written, cleverly accomplished by counting the triangular waveform can be output directly to da.)
    2015-04-16 21:06:15下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载