-
GPS全球定位接收机 原理与软件实现_12378929
说明: 本书从电子技术和通信系统的角度讲解gps接收机的设计开发原理,其内容集中在用户终端,即接收机的设计原理和软件实现上。全书分为两大部分,第一部分为理论篇,第二部分为实现篇。理论篇首先对导航的基本目的进行了阐述,并由一个浅显的二维导航系统对导航信号的特点进行了推导,随后阐述了gps信号格式,同时对于直接影响接收机性能的射频前端部分做了理论分析;实现篇主要对本书实现的软件gps接收机的系统实现和源代码进行了讲解,同时作为总结,将信号处理的结果和有意义的中间变量以图示的方式给出,可以使读者有一个感性的认识,同时提升学习兴趣。.
本书适合从事卫星导航接收机研发的技术人员和卫星通信接收机研究的研究人员,尤其是从事北斗系统研发的专业人员、cdma通信系统研发人员,以及通信电子类专业的高年级本科生和研究生阅读,既可作为教学培训的教材,也可作为相关专业工程技术人员的参考资料。(This book explains the design and development principle of the GPS receiver from the perspective of electronic technology and communication system. Its content focuses on the design principle and software implementation of the user terminal, that is, the receiver. The whole book is divided into two parts. The first part is the theoretical part and the second part is the realization part. Firstly, the basic purpose of navigation is expounded, and the characteristics of navigation signal are deduced by a simple two-dimensional navigation system. Then, the format of GPS signal is expounded. At the same time, the front-end part of radio frequency which directly affects the performance of the receiver is theoretically analyzed.)
- 2019-05-05 08:54:24下载
- 积分:1
-
fifo
说明: FPGA的fifo与dsp的emif接口测试程序(EMIF interface test program for FIFO and DSP of FPGA)
- 2020-12-03 16:59:25下载
- 积分:1
-
本文介绍了使用verilog语言进行硬件设计的一些基本技巧
本文介绍了使用verilog语言进行硬件设计的一些基本技巧-This paper describes the use of Verilog hardware design language, the basic skills
- 2022-04-08 11:38:23下载
- 积分:1
-
cntl_ddr3(xilinx)
xilinx ddr3最新VHDL代码,通过调试(xilinx ddr3 latest VHDL code through debugging)
- 2007-12-05 23:03:10下载
- 积分:1
-
altera公司cpld的原理图库(protel格式)
altera公司cpld的原理图库(protel格式)-sch.lib about altera s cpld.
- 2022-03-18 02:53:20下载
- 积分:1
-
FMCOS
复旦cpu COS
- 2015-12-23 15:53:42下载
- 积分:1
-
VHDL的四选一选择器
VHDL的四选一选择器-VHDL four elected a selector
- 2022-03-04 19:05:14下载
- 积分:1
-
Divider-vhdl
This is a divider, which is depicted as well.
It is a programming language Vhdl.
- 2013-09-29 18:28:11下载
- 积分:1
-
dgnszsz
多功能数字钟,在quartusII软件平台上实现的verilog源代码。大家试试看。(Multifunctional digital clock in quartusII software platform to achieve the verilog source code. We try.)
- 2013-09-20 10:20:31下载
- 积分:1
-
AES128
AES128 encription vhdl code
- 2014-03-05 00:48:13下载
- 积分:1