登录
首页 » VHDL » 使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。

使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。

于 2022-06-18 发布 文件大小:849.08 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。-a vhdl-program use Xilinx3S400

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 4
    通过监测工作状态实现带有IIC通讯功能的数据发送接收(to implement the sending and receiving data function of iic communication )
    2013-09-29 09:51:55下载
    积分:1
  • fpga超声波测距
    FPGA开发超声波测距,可改写工业探伤或倒车测距等系统,quartus2下选择EP2C5Q208C8(CycloneⅡ) 支持目前淘宝上能买到的所有4-5针超声波模块 应用cycloneⅡ自带除法模块 开发板为有光技术YG2.1 生成电路规模较小 !!注意:移植程序仅需重新约束数码管和超声波模块的针脚 (Ultrasonic Ranging FPGA development, industrial inspection or reverse rewritable ranging systems, EP2C5Q208C8 (CycloneⅡ) under quartus2 4-5 needle ultrasonic module supports all currently scouring the treasure can buy Applications cycloneⅡ own division module Development board bright technical YG2.1 Small scale generating circuit ! ! Note: The migration program only re-constraint digital and ultrasonic modules Pin)
    2022-07-17 19:43:35下载
    积分:1
  • Controller RAM read and write, using verilog implementation of easy
    RAM读写控制器,用verilog实现的简单易懂的RAMROMsram控制核-Controller RAM read and write, using verilog implementation of easy-to-understand control of nuclear RAMROMsram
    2022-02-09 14:58:27下载
    积分:1
  • multiply_8_VHDL
    由8 位加法器构成的以时序方式设计的8 位乘法器,采用逐项移位相加的方 法来实现相乘的VHDL程序代码。包含几个小模块和一个顶层设计文件,运行可用。(an 8 bit multiplier combined with 8 bit adder using a design by way of timing,and it use a way of Itemized shift to implement the multiply.It include some little module and a top level design document.)
    2014-04-11 16:58:04下载
    积分:1
  • 1
    一个解决除法溢出的例子,可以学习到很多,注释很详细(A solution to the division overflow example, you can learn a lot, very detailed notes)
    2013-12-24 09:19:13下载
    积分:1
  • chuzuche
    出租车vhdl程序,并带有testbench仿真程序,通过开始按键复位,然后根据行使信号进行公里计数,起步价3公里8元钱,超过3公里一公里1元钱(Taxi vhdl program, with a testbench simulation program, started by the reset button, then the exercise kilometer count signal, starting at 3 km 8 yuan, more than three kilometers one kilometer dollar.)
    2016-07-14 14:41:24下载
    积分:1
  • divider
    用VERILOG实现一个被除数为8位、除数为4位的高效除法器(With VERILOG implement a dividend for the 8-bit, 4-bit effective divisor divider)
    2020-11-19 11:39:37下载
    积分:1
  • Y312448.zip
    基于VHDL的SDH专用芯片的TOP-DOWN设计, 内有全套源码以及图片,内容详尽,绝对真实可靠!(VHDL based on the SDH ASIC Design TOP-DOWN, which has a full set of source code, as well as pictures, and detailed, reliable and absolutely true!)
    2008-05-12 19:21:03下载
    积分:1
  • dianti
    实现电梯的相关控制系统,在开发板EGO1上实现,数码管显示相关的楼层和状态(dianti in verilog)
    2020-12-26 10:59:03下载
    积分:1
  • 通用串行异步收发器8251的Verilog HDL源代码,经过仿真验证。
    通用串行异步收发器8251的Verilog HDL源代码,经过仿真验证。 -Universal Serial Asynchronous Receiver Transmitter 8251 the Verilog HDL source code, through simulation.
    2022-05-22 23:15:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载