登录
首页 » VHDL » 使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。

使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。

于 2022-06-18 发布 文件大小:849.08 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。-a vhdl-program use Xilinx3S400

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • msk_mod_demod
    该程序实现最小频移键控信号的调制解调,经测试无误。(The program implements minimum shift keying signal modulation and demodulation, tested and correct.)
    2013-10-14 23:02:39下载
    积分:1
  • AD7938controllor-VHDL
    说明:  VHDL语言的有限状态机法控制8位/12位自动转换通道模数转换器AD7938(VHDL, FSM method to control 8-bit/12-bit ADC AD7938 auto-conversion channel)
    2011-04-12 11:21:55下载
    积分:1
  • 05_fifo_test
    说明:  FIFO: First in, First out 代表先进的数据先出,后进的数据后出。Xilinx 在 VIVADO 里为我们已经提供了 FIFO 的 IP 核, 我们只需通过 IP 核例化一个 FIFO,根据 FIFO 的读写时序来写入和读取FIFO 中存储的数据。(FIFO: first in, first out represents the first out of advanced data, and the last in data is the last out. Xilinx has provided us with the IP core of FIFO in vivado. We only need to instantiate a FIFO through the IP core, and write and read the data stored in FIFO according to the FIFO read-write timing.)
    2021-04-08 22:19:20下载
    积分:1
  • 4. If a modified source code is distributed, the original unmodified
    4. If a modified source code is distributed, the original unmodified -- source code must also be included (or a link to the Free IP web -- site). In the modified source code there must be clear -- identification of the modified version.-4. If a modified source code is distributed, the original unmodified-- source code must also be included (or a link to the Free IP web-- site). In the modified source code there must be clear-- identification of the modified version.
    2022-01-21 00:25:44下载
    积分:1
  • Uses Verilog the HDL design, obtains the realization basis on the palm space int...
    采用Verilog HDL设计,在掌宇智能开发板上得到实现 根据抢答器的原理,整个电路可划分为三部分:采样电路、门控电路和译码电路- Uses Verilog the HDL design, obtains the realization basis on the palm space intelligence development board to snatch the answering principle, the entire electric circuit may divide is three parts: The sampling electric circuit, the gate control the electric circuit and the decoding circuit
    2022-03-16 23:36:15下载
    积分:1
  • VerilogHDL_advanced_digital_design_code_Ch6
    VerilogHDL_advanced_digital_design_code_Ch6 Verilog HDL 高级数字设计源码ch6(Advanced Digital Design VerilogHDL_advanced_digital_design_code_Ch6Verilog HDL source CH6)
    2007-11-27 10:13:37下载
    积分:1
  • fir.tar
    FIR滤波器的VHDL语言实现(The implement of FIR Filter based on VHDL)
    2004-10-19 10:14:56下载
    积分:1
  • SDRAM
    verilog编写的SDRAM实验,有串口调试助手和相关资料!!!!!!!!!!!!!!!!!!!!!(Verilog prepared by the SDRAM experiment, a serial debugging assistant and related information!!!!!!!!!!!!!!!!!!!!!)
    2014-09-13 11:24:46下载
    积分:1
  • VGA的IP核,下载即可用,解压到指定目录下就可以了,参照里面的read me....
    VGA的IP核,下载即可用,解压到指定目录下就可以了,参照里面的read me.-VGA
    2022-02-02 20:02:28下载
    积分:1
  • 和picoblaze完全兼容的mcu ip core
    和picoblaze完全兼容的mcu ip core-And PicoBlaze fully compatible mcu ip core
    2023-08-22 23:25:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载