登录
首页 » VHDL » VHDL ip core的设计,软核的设计方法

VHDL ip core的设计,软核的设计方法

于 2022-06-01 发布 文件大小:405.27 kB
0 186
下载积分: 2 下载次数: 1

代码说明:

VHDL ip core的设计,软核的设计方法-VHDL core of the design, soft-core design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • spi_slave
    FPGA实现SPI接口的从机功能,接收和发送全双工运行,接收到的数据以八位LED灯显示(FPGA to achieve the SPI interface the machine function, receive and send full-duplex operation, the received data to eight LED lights)
    2021-01-07 19:28:52下载
    积分:1
  • Writing-Testbenches-using-System-Verilog
    writing testbench in system verilog
    2011-12-11 06:02:47下载
    积分:1
  • 3Code_for_Medx
    3x3中值滤波器的FPGA实现现(VERILOG)可直接使用。 (3x3 median filter FPGA implementation of the present (VERILOG) can be used directly.)
    2012-07-30 00:49:45下载
    积分:1
  • 0720_03_AD_uart
    基于fpga的verilog实现ad及uart,并进行仿真验证(Verilog based on FPGA implements AD and uart, and carries out simulation verification)
    2019-01-21 20:52:46下载
    积分:1
  • VMD642_CPLD
    本例程位于 VMD642_CPLD目录中。 使用 CPLD 实现辅助译码、LED 指示灯控制、看门狗等各种逻辑控制电路。源程序使 用 Verilog HDL书写,编译开发系统使用 Cypress公司的 Warp 6.3。(This routine is located VMD642_CPLD directory. Using CPLD implementation auxiliary decoding, LED indicator control, watchdog, and other logic control circuitry. Written using Verilog HDL source code, the compiler development system using Cypress' s Warp 6.3.)
    2013-09-13 13:59:52下载
    积分:1
  • 本程序实现不同频率时钟的产生及其相互转化
    本程序实现不同频率时钟的产生及其相互转化-this program different clock frequencies to the formation and transformation
    2022-03-06 09:31:43下载
    积分:1
  • 在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。...
    在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。-In the Quartus environment, the use of VHDL language taxi billing system, the system is divided into sub-frequency, state switching, recording process, billing and other modules, to imitate reality, taxi billing.
    2022-02-25 18:59:33下载
    积分:1
  • 基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样...
    基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样-based on the fpga and fskpsk signal generator,can achieve sample to the 1.2kHz and 2.4kHz sin wave
    2023-08-25 08:15:03下载
    积分:1
  • TOFED_TB_1
    A 4 bit twisted ring counter is a sequential circuit which produces the following sequence of output values: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001 and then repeats. Design a circuit for a 4 bit twisted ring counter that uses four D flip flops. Draw a state transition diagram, a state table and a schematic for your circuit. Design an alternate implementation using just three flip flops and draw a state transition diagram, state table and a schematic for your circuit. If your designs are extended to implement an n bit twisted ring counter, how many flip flops are required using each of the two approaches. In what situations would you prefer the first method? In what situations would you prefer the second?
    2014-11-08 06:58:55下载
    积分:1
  • 电子密码锁的vhdl编程实现,不知以前有没有人做过的。
    电子密码锁的vhdl编程实现,不知以前有没有人做过的。-electronic locks VHDL programming, I wonder if the past is not done.
    2022-06-19 03:31:21下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载