-
bin2deci
程序来自《现代通信系统-使用matlab》英文版
已经调通!并加上了注释。
希望对大家有帮助4(fpga)
- 2009-04-02 21:16:26下载
- 积分:1
-
现色彩空间转换R’G’B’ to Y’CbCr的VHDL源代码。
现色彩空间转换R’G’B’ to Y’CbCr的VHDL源代码。-Kabuki现rough cleaning转Connaught distance RGB to Y CbCr cavity VHDL Daitou Tungsten measurements 。
- 2022-05-22 05:05:55下载
- 积分:1
-
06042349
Dynamic Power Management for the Iterative Decoding of Turbo Codes
- 2014-04-04 15:03:28下载
- 积分:1
-
medianfilter
图像滤波中的中值滤波,有效滤除椒盐噪声,使用verilog语言编写(Image filtering in the median filter, effectively filter out salt and pepper noise, using verilog language)
- 2011-10-13 17:08:48下载
- 积分:1
-
用于FPGA的huffman算法的HDL编码
用于FPGA的huffman算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。(The huffman algorithm for FPGA HDL coding, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.)
- 2008-08-01 17:25:44下载
- 积分:1
-
FPGA_UART
用Verilog语言实现的FPGA UART独立收发模块
思路简单,代码简洁。在Lattice LFE3EA VERSA开发板上验证通过,编译器Lattice Diamond.
功能:串口收到数据后立即回传,此后每一秒串口数据+1再发送。(Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA VERSA verified by the compiler Lattice Diamond. Features: Serial data is received immediately after the return, then every second serial port and then send the data+ 1.)
- 2011-10-03 13:18:56下载
- 积分:1
-
Verilog code for RS
Verilog code for RS-(255,239) encoder.
- 2022-02-02 19:13:13下载
- 积分:1
-
adder2
此源代码是基于Verilog语言的持续赋值方式定义的 2 选 1 多路选择器 、阻塞赋值方式定义的 2 选 1 多路选择器、非阻塞赋值、阻塞赋值、模为 60 的 BCD码加法计数器 、模为 60 的 BCD码加法计数器、BCD码—七段数码管显示译码器、用 casez 描述的数据选择器、隐含锁存器举例 ,特别是模为 60 的 BCD码加法计数器,这是我目前发现的最优源代码,应用于解码器领域。(This source code is based on the Verilog language define the continued assignment of 2-to-1 multiplexer, blocking assignments define the 2-to-1 multiplexer, non-blocking assignments, blocking assignments, module code for the addition of 60 BCD counters, BCD code module for the addition of 60 counters, BCD code- seven-segment LED display decoder, the data described by casez selector, for example hidden latch, in particular, the BCD model code for the addition of 60 counters, this is my found that the best current source code, the decoder used in the field.)
- 2010-10-30 15:14:06下载
- 积分:1
-
用VHDL语言实现的ARM处理器的标准内核的源代码程序,可在重用...
用VHDL语言实现的ARM处理器的标准内核的源代码程序,可在重用-use of the VHDL standard ARM processor core source code procedures, the reuse
- 2023-06-17 04:15:04下载
- 积分:1
-
DWT-VHDL
小波变换的VHDL代码,内带正变换逆变换的测试文件。(Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.)
- 2010-05-14 20:37:27下载
- 积分:1