登录
首页 » Verilog » FPGA I2C IP

FPGA I2C IP

于 2022-05-22 发布 文件大小:583.44 kB
0 134
下载积分: 2 下载次数: 1

代码说明:

应用背景i2cSlave is a minimalist I2C slave IP core that provides the basic framework for the implementation of custom I2C slave devices. The core provides a means to read and write up to 256 8-byte registers. These registers can be connected to the users custom logic, thus implementing a simple control and status interface.关键技术The core has up 256 registers that can be accessed via I2C. I2C write operations are used to set the register address pointer, and write the register data. I2C reads are used to read the register data. Successive data reads or writes result in data being read or written from incremental register addresses. There is no limit on how much data can be read or written in a single access, but the internal register address pointer will wrap round to 0 once it reaches 255. Note that the address pointer is not initialized at reset, and the address pointer must

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cpu110
    基本功能的cpu,自定义内存内容~了解CPU运作原理~(design of cpu,VHDL environment~)
    2016-04-25 10:13:26下载
    积分:1
  • xilinx-FPGA
    xilinx FPGA技术详解,从设计流程到设计注意点(xilinx FPGA technology Detailed Design points, from the design process to)
    2012-08-10 13:07:41下载
    积分:1
  • 29_ad9226_test
    本实验将采用双通道 12bit AD 9226在开发板上实现数据采集和模数 转换的功能(This experiment will use dual channel 12bit AD 9226 to realize data acquisition and module on the development board. The function of conversion)
    2020-12-06 21:09:21下载
    积分:1
  • Lab1_flash_led
    说明:  EGO_1流水灯显示代码步骤过程全都有适合初学者练手(EGO_1 nxoiaocijpwjcpoewopvkpowevko)
    2020-12-22 11:39:08下载
    积分:1
  • 鲍伍利乘数
    鲍伍利乘数用于 2 四位二进制数比普通的那种使用更少的触发器。
    2022-06-14 09:18:49下载
    积分:1
  • Four-controllable-counter
    说明:  功能是(用Verilog语言的,内有比较详细的注释): (1)计数器的功能是从0到9999计数,并能以十进制数的形式在七段数码管上显示出来(包括七段数码管显示模块). (2)该计数器有一个1个nclr和一个adj_plus端,在控制信号的作用下(见下表),计数器具有复位、增或减计数、暂停的功能。编写以上的程序的完整模块. 计数器的功能表 nclr adj_minus 功 能 0 0 复位为0 0 1 递增计数 1 0 递减计数 1 1 暂停计数 (Function is (with Verilog language, the more detailed comments): (1) counter function is from 0 to 9999 counts, and are able to form a decimal number on the seven-segment LED display (including the seven-segment LED display module). (2) The counter has a one nclr and a adj_plus side, under the action of the control signal (see below), the counter has reset, increase or decrease of count pause function. Complete the preparation of the above program modules. Counter function menu nclr adj_minus reset 0 0 0 0 1 1 0 counts counting suspended Count 1 1)
    2011-03-01 22:47:51下载
    积分:1
  • vhdl
    code for fft non synthesisable in xilinx ise
    2013-09-30 13:16:13下载
    积分:1
  • I2S_2
    that file is different I2S example
    2014-11-27 06:39:52下载
    积分:1
  • bt656
    生成bt656数据格式,针对视频adv7127芯片(Generate bt656 data format,)
    2017-08-30 18:12:58下载
    积分:1
  • 5_ADC_Lab
    altear max10 adc demo,实验使用了2个adc,最大支持18路adc(altear max 10 demo with 2 adc, max support 18 channel adc)
    2021-04-21 14:48:49下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载