登录
首页 » Verilog » FPGA I2C IP

FPGA I2C IP

于 2022-05-22 发布 文件大小:583.44 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

应用背景i2cSlave is a minimalist I2C slave IP core that provides the basic framework for the implementation of custom I2C slave devices. The core provides a means to read and write up to 256 8-byte registers. These registers can be connected to the users custom logic, thus implementing a simple control and status interface.关键技术The core has up 256 registers that can be accessed via I2C. I2C write operations are used to set the register address pointer, and write the register data. I2C reads are used to read the register data. Successive data reads or writes result in data being read or written from incremental register addresses. There is no limit on how much data can be read or written in a single access, but the internal register address pointer will wrap round to 0 once it reaches 255. Note that the address pointer is not initialized at reset, and the address pointer must

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • de2的简单例程led
    这个练习的目的是学习如何连接简单的输入、输出设备到一个FPGA芯片,并且用这些器件实现一个电路。我们将用DE2开发板上的switches SW17-0作为输入,用LED和7-segment displays作为输出。当你拨动一个开关(比如Switch 1),对应的LED就会亮(比如LEDR1),这部分在实验手册里解释的很详细。
    2022-02-02 20:52:06下载
    积分:1
  • juchibo
    用vhdl语言生成锯齿波,数据可自行改变(Sawtooth wave with vhdl language generation, the data can change by itself)
    2011-12-21 19:29:51下载
    积分:1
  • ISARCSSim_dr
    基于CS的一维距离像(HRRP)及FFT成像对比(CS-based HRRP and FFT HRRP)
    2021-01-13 19:58:49下载
    积分:1
  • verilog黄金参考指南中文版
    说明:  Verilog 黄金参考指南是 Verilog 硬件描述语言及其语法 语义 合并以及将它应用到硬件设计的一个简明的快速参考指南。(Verilog Golden Reference Guide is a concise and fast reference guide for Verilog Hardware Description Language and its syntax and semantics merging and its application to hardware design.)
    2020-06-18 04:20:02下载
    积分:1
  • spartan6_GTP
    基于xilinx公司的SPARTAN6系列芯片的高速全双工串行收发器(high-speed transceiver based on spartan 6 of Xilinx PFGA)
    2018-03-08 23:14:30下载
    积分:1
  • Y312448.zip
    基于VHDL的SDH专用芯片的TOP-DOWN设计, 内有全套源码以及图片,内容详尽,绝对真实可靠!(VHDL based on the SDH ASIC Design TOP-DOWN, which has a full set of source code, as well as pictures, and detailed, reliable and absolutely true!)
    2008-05-12 19:21:03下载
    积分:1
  • verilog数字式秒表
    数字秒表的设计思路是通过一个计数电路,首先对一个时钟进行不同的分频,然后将分频出的时钟分别送给相的的模块,毫秒计数器,秒计数器,分计数器,时计数器,然后经过译码电路送给数码管,显示出相应数字。具体操作则是通过外部的开关防颤动电路来设计控制器,从而达到对计时模块的控制,完成“计数”、“停止”和“复位”的动作。
    2022-01-22 04:16:59下载
    积分:1
  • 基于Xilinx FPGA的OFDM通信系统基带设计
    说明:  使用ISE软件实现OFDM通信系统的框架搭建,完成上板前的仿真工作(Realization of OFDM communication system with ISE software)
    2019-03-28 10:21:02下载
    积分:1
  • gtx
    ip core of the transceiver gtx
    2019-04-02 00:10:03下载
    积分:1
  • 单通道视频HDMI显示
    本实验将TW2867第一通道输出解复用以后进行BT.656格式的解析,然后将奇偶场合并为一帧存入DDR2,读取的时候使用双线 性插值算法,将原始的720 x576的分辨率放大到800x600,然后在HDMI口输出。
    2022-08-04 03:02:18下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载