登录
首页 » Verilog » FPGA I2C IP

FPGA I2C IP

于 2022-05-22 发布 文件大小:583.44 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

应用背景i2cSlave is a minimalist I2C slave IP core that provides the basic framework for the implementation of custom I2C slave devices. The core provides a means to read and write up to 256 8-byte registers. These registers can be connected to the users custom logic, thus implementing a simple control and status interface.关键技术The core has up 256 registers that can be accessed via I2C. I2C write operations are used to set the register address pointer, and write the register data. I2C reads are used to read the register data. Successive data reads or writes result in data being read or written from incremental register addresses. There is no limit on how much data can be read or written in a single access, but the internal register address pointer will wrap round to 0 once it reaches 255. Note that the address pointer is not initialized at reset, and the address pointer must

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 重力中心计算器
    在本文中,我们设计了一个重力中心计算器,加快计算的重力中心,可以在中使用自动控制系统或计算机动画。这个项目的目的是计算系统的重力中心 通过导入一系列的坐标和点的重量包括点。在系统中导入六个点后从当前的重力最远点决定的,然后在导入新的点之前最远点是 删除。
    2022-02-18 16:05:12下载
    积分:1
  • sqr
    VHDL CODE FOR SQUARE WAVE GENERATOR
    2014-01-22 17:14:20下载
    积分:1
  • dds32_1
    说明:  频率合成器实例模块设计。频率分辨率为32位DDS的VHDL程序(Frequency synthesizer module design example. 32-bit DDS frequency resolution of the VHDL program)
    2011-04-14 13:45:22下载
    积分:1
  • cla - Copy
    说明:  ADDER USING VERILOG ADDER WITH VERILOG VERILOG ADDER
    2019-03-19 01:35:37下载
    积分:1
  • 基于FPGA的lcd1202驱动
    总4个模块。lcd_test顶层调用矩阵和lcd_1602,lcd_diver是写时序,lcd_ctrl是初始化及用户模式(即正常工作状态:发指令;数据和位置)。key_board矩阵驱动,已经过版级验证即按相应按键能在lcd上显示。
    2022-09-13 18:30:04下载
    积分:1
  • project1
    音乐计算器的设计与实现。完成加减与或比较计算,能显示进位借位零位,能根据结果的正负发出两首不同的音乐。(Design and implementation of music calculator. Complete addition and subtraction and comparison calculation, can display carry and borrow zero, can send out two different music according to the positive and negative results.)
    2020-08-16 23:38:25下载
    积分:1
  • water_light
    Verilog语言的流水灯设计程序,对初学者很有用。(Water lights Verilog language design program useful for beginners.)
    2015-03-15 13:48:43下载
    积分:1
  • rtl_wangjiangxing
    ecc椭圆算法RTL,verilog源代码经过验证,用于FPGA或者ASIC(ECC elliptic curve encryption algorithm for Verilog implementation)
    2015-01-29 18:43:47下载
    积分:1
  • 74LS
    数字逻辑与系统的关于所有的器件74LS的介绍,功能表(Digital Logic and System devices 74LS on the introduction of all the menu)
    2010-12-30 17:27:19下载
    积分:1
  • MultiMIPS
    多周期MIPS system vivado实现(Multi-cycle MIPS system vivado)
    2018-06-24 18:19:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载