IIC controller for Sopc Builder

verilog实现的串口实现代码，可以直接复制使用(verilog achieve serial implementation code can be copied directly use)

采用quartus的数模转换模块，RTL电路图(DAC module, RTL circuit diagram)

介绍专用集成电路设计的一本书，很有参考价值，适合高年级本科生和研究生(Introduction ASIC design a book, a good reference for senior undergraduate and postgraduate)

vhdl经典源代码――LCD控制，入门者必须掌握-vhdl classical source code-- LCD control, beginners must master

an example HDL-Core with any basic gates.

STOPWATCH FPGA SEVEN SEGMENT DISPLAY

用Verilog语言编写的对m序列进行汉明码编译码的程序。具体实现为产生m序列后对其进行(7,4)汉明码编码并加错，然后将其纠错译码并输出，详细过程见仿真。(Written by Verilog m sequence of procedures for coding and decoding Hamming codes. Concrete realization of m sequence to produce its (7,4) hamming code and a mistake, and then error correction decoding and output, see the detailed process simulation.)

QPSK在赖斯信道下的模拟仿真，包括K=6和K=10下的情况(QPSK in, Laisi Xin Road, under the simulation, including the case of K = 6 and K = 10 under)

This is counter with T_FF.

DE2-70,NIOS reference file,