登录
首页 » Verilog » FPGA、Verilog浮点计算加减乘除

FPGA、Verilog浮点计算加减乘除

于 2022-05-08 发布 文件大小:1.96 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

FPGA、Verilog浮点计算加减乘除四则运算

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • NAND_flash_verilog_vhdl
    很好的NAND Flash 硬件驱动语言,支持VHDL和verilog 语言方便移植,如果有想用FPGA直接驱动NAND flash而又不知如何下手的朋友肯定喜欢。(NAND Flash Controller Reference This reference design is used to interface a NAND Flash device and provides a simple host end interface. The host end interface of this design is user-configurable. It provides buffer select signal, buffer write enable signal, address bus, data bus, error status signal, control and handshake signals for the user......)
    2021-03-08 22:59:28下载
    积分:1
  • 向上和向下计数器在不同的机制
    我重视基本的向上和向下计数器。这不是基本up_down counter.this编码方法不同有关。
    2022-03-03 01:29:14下载
    积分:1
  • FPGA-basedhardwareimplementationofneuralnetworks
    基于FPGA的神经网络硬件实现中的关键问题研究,适合用fpga研究神经网络的工程人员参考(FPGA-based hardware implementation of neural networks in the study of key issues for research with neural networks fpga reference works)
    2009-04-15 05:44:09下载
    积分:1
  • 系统设计
    基于数码管独立显示和三色灯的交通指示系统设计(Design of Traffic Indicator System Based on Digital Tube Independent Display and Tri-color Lamp)
    2020-06-21 02:00:01下载
    积分:1
  • ad5791
    在Quartus环境下编写,使用Cyclong系列芯片,配置七通道高精度AD5791,该例子为AD5791的FPGA配置使能代码,包括模拟数据输入模块,复位模块,命令接收是能配置模块。(AD5781,Digital signal convert to Analog signal)
    2021-04-20 14:28:50下载
    积分:1
  • LCD
    LCD Interface_Xilinx.CPLD源码参考设计(LCD Interface Xilinx CPLD)
    2009-05-03 10:34:47下载
    积分:1
  • encode_64_66
    自编的64B/66B编码程序,下次上传解码程序。(the 64B/66B coding process is written by myself, i will upload the decoding process next time.)
    2011-08-27 10:38:53下载
    积分:1
  • DC-DC
    /功 能:1.实现与CPLD的通信,从而控制PWM的占空比. 2.实现LCD显示相关信息. // 3.实现对键盘按键的判断和确定相应的操作. 4.实现对电压电流的检测. // 5.实现过载保护功能,电流过大时,切断PWM输出,当排除过流故障后,自动恢复供电 // 6.实现用PID算法跟踪电压,实现稳压输出(/ Function: 1. Achieve communication with the CPLD to control the PWM duty cycle. 2 LCD Display relevant information.// 3. Realize the keyboard keys judgment and determine the appropriate action. 4. Achieve the voltage and current Detection// 5. achieve overload protection, current is too large, cut off the PWM output, when excluding overcurrent fault, automatically restore power// 6. achieve tracking voltage with PID algorithm to achieve the regulated output)
    2013-05-23 16:28:30下载
    积分:1
  • 基于FPGA的AD_DA驱动
    本资料是基于FPGA的AD_DA数据采集系统。所用AD是ADC081S,DA是DAC5311。通过查阅相关的AD_DA时序图,得出驱动程序。这对要写时序的初学者有很大的帮助。
    2022-05-28 00:40:37下载
    积分:1
  • ytupn
    Very suitable for the study using computer vision, Analysis of the signal time domain, frequency domain, cepstrum, cyclic spectrum, etc. The performance of the program has reached a high level.
    2017-09-02 18:07:13下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载