登录
首页 » VHDL » VHDL 与数字电路设计程序参考书所有程序 1

VHDL 与数字电路设计程序参考书所有程序 1

于 2022-05-05 发布 文件大小:13.38 kB
0 191
下载积分: 2 下载次数: 1

代码说明:

VHDL 与数字电路设计程序参考书所有程序 1-VHDL and digital circuit design process all the procedures a reference book

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cam2
    DE2-115 + D5M Camera to VGA PC
    2020-07-09 19:48:55下载
    积分:1
  • ofdm
    这是OFDM调制matlab的程序,中间详细描述了调制的过程,希望对大家有用。(This is the OFDM modulation matlab procedures, a detailed description of the intermediate modulation process, I hope useful.)
    2013-09-26 16:20:42下载
    积分:1
  • 这是我对FPGA程序的VME总线接口的设计,对FPGA的一面…
    这是本人设计的一个关于VME总线接口的FGPA程序,FPGA一边连接ARM LPC2294,一边连接VME总线,FPGA采用的XILINX公司的SPARTANII系列,程序包包含完整的工程文件-This is my design of a VME bus interface on the FGPA procedures, FPGA side of the connection ARM LPC2294, while connecting VME bus, FPGA using the XILINX Inc. SPARTANII series, the package contains a complete project file
    2023-01-09 16:20:04下载
    积分:1
  • processor
    processor design istruction load pipeline ,hazard
    2010-04-02 03:52:08下载
    积分:1
  • VHDL development of the baseball game, in QuartusII environment compiler, apply...
    用VHDL开发的棒球游戏,可以在QuartusII环境下编译,适用于各种FPGA开发板。-VHDL development of the baseball game, in QuartusII environment compiler, apply to all FPGA development board.
    2023-04-04 12:25:03下载
    积分:1
  • 非常好的SDRAM Controller 设计文档。工程必备
    非常好的SDRAM Controller 设计文档。工程必备-SDRAM Controller Design of a very good document. Works required
    2023-08-30 16:25:04下载
    积分:1
  • 9536
    Xilinx user constraints file for the cpld xc9536 or xc9536xl or xc9572 or xc9572xl
    2012-11-06 11:49:12下载
    积分:1
  • xge_mac_latest.tar
    用Verilog编写的以太网控制器,可以使用,里面是全部verilog源码(Ethernet controller based on Verilog, can be used directly, all verilog files)
    2015-12-21 17:12:51下载
    积分:1
  • chuankou
    本实验为UART回环实例,实验程序分为顶层unrt_top、发送模块uart_tx、接收模块 uart_rx,以及时钟产生模块clk_div。uart_rx将收到的包解析出8位的数据,再传送给 uart_tx发出,形成回环。参考时钟频率为100MHz,波特率设定为9600bps。(This experiment is an example of UART loop. The experimental program is divided into top-level unrt_top, sending module uart_tx, receiving module uart_rx, and clock generation module clk_div. Uart_rx parses the received packet into 8 bits of data and sends it to uart_tx to send out, forming a loop. The reference clock frequency is 100 MHz and the baud rate is set to 9600 bps. stay)
    2020-06-24 01:40:02下载
    积分:1
  • 1路视频光端机的接收端,VHDL源码,使用全FPGA芯片的硬件,内建解帧、时钟、DESERDES...
    1路视频光端机的接收端,VHDL源码,使用全FPGA芯片的硬件,内建解帧、时钟、DESERDES-PDH a video of the receiving end, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
    2022-04-30 11:01:06下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载