-
DE0-PWM-Led-Drive---simulation
DE0_PWM_LED_DRİ VE_Sİ MULATİ ON
- 2015-12-04 16:32:56下载
- 积分:1
-
gio_mio_emio_axi
codes for zynq devices
- 2014-06-23 19:00:03下载
- 积分:1
-
-双路高速AD(AD9226)模块板发行资料
其中包括AD9226的原理图和应用程序,可以参考完成其他编程(Including AD9226 schematics and applications, you can refer to complete other programming)
- 2020-12-06 21:09:21下载
- 积分:1
-
I2C端口的FPGA实现,网上较多,但发现不少有问题,这个是在网上代码的基础上修改过,验证可行。...
I2C端口的FPGA实现,网上较多,但发现不少有问题,这个是在网上代码的基础上修改过,验证可行。-I2C port FPGA, online more, but found that many problems This is a code on the Internet on the basis of the revised test feasible.
- 2022-01-26 17:03:01下载
- 积分:1
-
8_sys_clock
黑金开发板对时钟信号的编写实验以及调试,相关代码如压缩包所示(CLOCK FPGA)
- 2012-09-18 22:51:36下载
- 积分:1
-
CPU流水线设计报告
说明: CPU课程设计要求以FPGA开发平台为例,分析 CPU 设计的流程与仿真。
本次开发使用的硬件描述语言是 Verilog 语言,使用的指令系统是一个以 MIPS 指令集为子集的指令系统,共 22 条指令,所用的设计仿真软件Modelsim。(CPU curriculum design requires FPGA development platform as an example to analyze the process and Simulation of CPU design.
The hardware description language used in this development is Verilog language, and the instruction system used is an instruction system with MIPS instruction set as a subset, with 22 instructions in total. The design simulation software Modelsim is used.)
- 2020-12-24 12:09:05下载
- 积分:1
-
yangxiaoniu
杨小牛大神的软件无线电,做信道化或者宽带数字接收机的可以下载(Software Radio written by XiaoNiu Yang,people who deal with channelization or wideband digital receiver can download)
- 2016-08-26 16:20:21下载
- 积分:1
-
chuankou
本实验为UART回环实例,实验程序分为顶层unrt_top、发送模块uart_tx、接收模块 uart_rx,以及时钟产生模块clk_div。uart_rx将收到的包解析出8位的数据,再传送给 uart_tx发出,形成回环。参考时钟频率为100MHz,波特率设定为9600bps。(This experiment is an example of UART loop. The experimental program is divided into top-level unrt_top, sending module uart_tx, receiving module uart_rx, and clock generation module clk_div. Uart_rx parses the received packet into 8 bits of data and sends it to uart_tx to send out, forming a loop. The reference clock frequency is 100 MHz and the baud rate is set to 9600 bps. stay)
- 2020-06-24 01:40:02下载
- 积分:1
-
8位7段LED显示源码,扫描显示,稳定高效
8位7段LED显示源码,扫描显示,稳定高效-seven of the eight LED source, scanning, stable and efficient
- 2022-02-15 21:05:29下载
- 积分:1
-
按键边缘检测
用Verilog编写的基于FPGA的按键边缘检测技术,通过此模块可以很好的消除在按键过程中因抖动或误按造成的
麻烦,同时,在边缘检测技术中使用了约翰逊计数器的思想,是的代码简介,思路清晰。源码中含有大量的注释,有助于读者更好地了解编码思想。
- 2022-03-22 02:23:06下载
- 积分:1