-
altera公司cycloneII全系列说明书,实用
altera公司cycloneII全系列说明书,实用-altera" s cycloneII a full range of manual, practical
- 2022-02-04 11:53:16下载
- 积分:1
-
FPGA
用Vrilog产生一个混沌信号,并用MATLAB仿真,画出波形。(With Vrilog generate a chaotic signal simulation using MATLAB, draw the waveform.)
- 2012-11-15 20:29:35下载
- 积分:1
-
Acoustic-Fingerprinting-master
说明: acousting fingerprint enhancement
- 2019-06-03 21:23:50下载
- 积分:1
-
modelsim tutorial to learn only
modelsim教程仅供学习-modelsim tutorial to learn only
- 2022-12-19 07:25:03下载
- 积分:1
-
基于FPGA平台,实现了直接数字频率合成。
基于FPGA平台,实现了直接数字频率合成。-FPGA-based platform, to achieve a direct digital frequency synthesis.
- 2022-03-01 23:16:21下载
- 积分:1
-
RS_CC_ENC
OFDM系统新型CC编解码的verilogHDL设计,与RS编码级联,经测试误码率性能提高(OFDM system verilogHDL new CC codec design, coding and RS cascade, tested BER performance improvement)
- 2020-12-31 10:58:59下载
- 积分:1
-
FPGA数字信号处理实现原理及方法代码
说明: 本光盘是《数字信号处理FPGA实现》一书的配书光盘,内容包括了书中第二章给出的所有示例以及该书的12个实验完整的工程文件。
本光盘根目录下有3个文件夹,分别为dsp48_application,dsp48e_application和DSP_Example。(This CD-ROM is the CD-ROM of the book "FPGA implementation of digital signal processing". It includes all the examples given in Chapter 2 and the complete engineering documents of 12 experiments in the book.
There are three folders in the root directory of this CD-ROM, which are dsp48_ application,dsp48e_ Application and DSP_ Example.)
- 2020-08-01 09:23:20下载
- 积分:1
-
Combined unit GPS clock synchronization detection unit merger GPS synchronized c...
合并单元内GPS同步时钟的检测
合并单元内GPS同步时钟的检测-Combined unit GPS clock synchronization detection unit merger GPS synchronized clock detection
- 2023-05-04 14:30:04下载
- 积分:1
-
VerilogFreq-div
Verilog分频程序原理讲解及代码.偶数倍分频奇数倍分频的原理和方法(Verilog divide the program explain the principle and code an even multiple of odd multiple of the principle of divide and divide)
- 2013-01-21 21:45:08下载
- 积分:1
-
modulationshaped
基带数字信号通过成形滤波(选用升余弦滚降函数)然后进行载波调制(Base-band digital signal through the shaping filter (raised cosine roll-off optional function) and then proceed to carrier modulation)
- 2007-10-31 15:27:18下载
- 积分:1