登录
首页 » VHDL » FPGA实现12路pwm

FPGA实现12路pwm

于 2022-04-28 发布 文件大小:1.54 MB
0 135
下载积分: 2 下载次数: 1

代码说明:

采用vhdl语言实现12路的pwm波控制。-Language implementation using vhdl wave pwm control of the road 12.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDLcoding
    本文件时VHDL的各种编写规范,有助于开发者在平时养成好的编码习惯(This document, the various write VHDL specification, helps developers to develop good coding habits in peacetime)
    2009-11-20 11:44:58下载
    积分:1
  • VHDL digital system design and engineering practice, one that contains principle...
    VHDL数字系统设计和工程实践2,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice, one that contains principles, truth table and schematic, as well as VHDL source code.
    2022-02-11 12:04:45下载
    积分:1
  • FIFO
    fifo异步串口收发程序 FPGA程序(fifo asynchronous serial transceiver)
    2014-05-07 21:28:49下载
    积分:1
  • 实现十字路口简单交通灯的verilog hdl源代码,可以实现
    实现十字路口简单交通灯的verilog hdl源代码,可以实现-Realize a simple traffic lights at the crossroads of the verilog hdl source code, can be achieved
    2022-01-26 07:56:11下载
    积分:1
  • COMPLETE-OFDM
    完整的OFDM仿真程序,包括QPSK,16QAM调制,基于MATLAB,各个步骤都有详细的说明。(OFDM simulation program, based on the complete MATLAB, every step is described in detail.)
    2013-05-23 11:31:57下载
    积分:1
  • BaseLine1
    this is an peak detection alguritm,in this matlab code u can clean base line noise to have clear ECG signal
    2012-12-12 00:58:21下载
    积分:1
  • 设计与验证Verilog_实例,经典的HDl书籍,强烈推荐
    设计与验证Verilog_实例,经典的HDl书籍,强烈推荐-Design and verification Verilog_ examples Hdl classic books, strongly recommend
    2022-04-23 19:09:22下载
    积分:1
  • VHDL language used to achieve 8
    用VHDL语言实现8-3线编码器,16-4线编码器-VHDL language used to achieve 8-3 line encoder ,16-4-wire encoder
    2023-08-20 10:35:02下载
    积分:1
  • Interpolation-in-Digital-Modems
    Farrow 滤波器设计经典文章,作者是:FM.Gardner,farrow滤波器设计的始祖,经典值得推荐!(两篇文章)(Farrow filter design classic article, the author is: FM.Gardner, farrow filter design ancestor, classic worth recommending! (Two articles))
    2013-11-15 17:57:22下载
    积分:1
  • verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用....
    verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
    2022-08-24 07:12:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载