登录
首页 » VHDL » VHDL language used to achieve a display hours, minutes and seconds of the clock:...

VHDL language used to achieve a display hours, minutes and seconds of the clock:...

于 2022-04-27 发布 文件大小:374.21 kB
0 178
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LED_Test
    Led灯控制实验用例 目录文件结构: led_test ├─ main.c C语言主源文件 └─ led.c Led灯控制函数源文件(Led lamp control experiment directory file structure use case: led_test ├ ─ main.c C language source file owners └ ─ led.c Led lamp control function source file)
    2009-06-24 23:46:16下载
    积分:1
  • Interleaver_Deinterleaver
    通信中卷积交织/解交织FPGA源程序,采用verilogHDL代码实现,包含测试程序,经过验证。(Communication in the convolutional interleaving/de interleaving FPGA source program, using verilogHDL code to achieve, including test procedures, after verification.)
    2021-04-17 15:18:53下载
    积分:1
  • FIRfilterverilogHDL
    FIR滤波器的verilog HDL代码示例,以16阶为例(Verilog HDL code for fir filter)
    2015-07-08 17:05:38下载
    积分:1
  • reverse-string
    programe reverse a string in c
    2015-04-13 17:09:26下载
    积分:1
  • HDB3_encoder_QuartusPrj
    说明:  HDB3编码Quartus2 10.0的工程,modelsim仿真,有实物图、仿真图以及源程序,适合做通信原理课程设计的同学参考使用(HDB3 encoding Quartus2 10.0 project, modelsim simulation, there are physical map, simulation diagrams and source code, suitable for students of communication theory courses designed for reference use)
    2011-03-25 08:35:32下载
    积分:1
  • ad9226
    FPGA驱动adc9226,高精度高速度。(ad9226 by FPGA)
    2015-08-04 10:03:20下载
    积分:1
  • application vhdl language adder design, compared with the design, With vhdl lang...
    应用vhdl语言进行加法器的设计,比较器的设计,随着vhdl语言的应用越来越广泛,其重要性也更加明确。希望对大家有所帮助。-application vhdl language adder design, compared with the design, With vhdl language widely used, the importance of which was more explicit. We want to help.
    2022-04-16 15:59:21下载
    积分:1
  • marquee
    Multisim11下8051跑马灯仿真。(The 8051 Marquee under Multisim11 simulation.)
    2012-11-07 23:12:12下载
    积分:1
  • 0_09_uart_tx
    说明:  在FPGA板卡上面,通过单个按键实现串口的发送功能,带仿真需要自行修改一下工程配置(On the FPGA board, the sending function of the serial port is realized by a single key, and the engineering configuration needs to be modified by the simulation)
    2020-03-26 08:40:39下载
    积分:1
  • vhdl_ders_1_temel_bilgiler
    VHTL PROGRAMMING COURSE
    2009-07-11 22:24:59下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载