登录
首页 » VHDL » VHDL language used to achieve a display hours, minutes and seconds of the clock:...

VHDL language used to achieve a display hours, minutes and seconds of the clock:...

于 2022-04-27 发布 文件大小:374.21 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FLASH_PCB
    M25P64-SPI-FLASH芯片的FPGA控制程序,已仿真验证(M25P64- SPI- FLASH chip FPGA control program, simulation)
    2020-08-28 16:48:12下载
    积分:1
  • suzimiaobiao
    数字秒表的实现,我还写个具体的过程要求等,(there is function of clock,it very useful)
    2011-09-20 14:28:30下载
    积分:1
  • VHDL example, there are nearly a hundred examples, can be carried out in quartur...
    VHDL实例,有近百个实例,都是可以在quarturs 上进行仿真的,大部分都可以通过,对初学者是一非常不错的-VHDL example, there are nearly a hundred examples, can be carried out in quarturs simulation, most of them can pass, for beginners is a very good
    2022-04-16 23:40:20下载
    积分:1
  • Quartus II
    quartus II-sopc builder avalon总线LCD控制IPCORE-quartus II-sopc builder avalon Bus LCD controller IP CORE
    2022-08-09 10:55:42下载
    积分:1
  • flash
    本程序是fpga控制flash的读写程序,包括了程序和仿真时的测试文件(fpga flash)
    2013-07-21 14:47:36下载
    积分:1
  • IRIG_DC_Decoder
    IRIG_B解码器,直接解码IRIG_B DC(IRIG_B decoder)
    2021-04-09 16:58:59下载
    积分:1
  • DEMO_CAM_LCD
    说明:  实现了从摄像头读取数据到液晶的显示,利用了cycloneV 和康欣的开发板资源(It realizes the display of reading data from camera to liquid crystal.)
    2019-07-05 15:25:36下载
    积分:1
  • rtl
    基于脉动结构的有限域乘法器,verilog代码(Based on the pulse of the structure of finite field multipliers, verilog code)
    2010-01-04 11:48:50下载
    积分:1
  • 数字频率计VHDL程序
    数字频率计VHDL程序 --文件名:plj.vhd。 --功能:频率计。具有4位显示,能自动根据7位十进制计数的结果,自动选择有效数据的 --高4位进行动态显示。小数点表示是千位,即KHz。-Digital Cymometer VHDL procedures- File name: plj.vhd.- Function: frequency meter. With four shows that will automatically count seven decimal results, automatic selection of effective data- four for the high dynamic display. Decimal point that is 1000, or KHz.
    2022-05-21 22:31:32下载
    积分:1
  • e1framerdeframer
    E1成帧器和解帧器的FPGA实现源码,测试可用(E1 Framer deframer)
    2012-12-07 12:10:06下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载