登录
首页 » VHDL » VHDL language used to achieve a display hours, minutes and seconds of the clock:...

VHDL language used to achieve a display hours, minutes and seconds of the clock:...

于 2022-04-27 发布 文件大小:374.21 kB
0 155
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 2bit_ecc
    基于BCH码的ECC纠错算法,可纠错2位错误码,供参考(Based on BCH code ECC error correction algorithm, two error codes can be corrected for reference.)
    2021-01-26 11:08:36下载
    积分:1
  • 加法器的VHDL实现
    本资源包括了加法器的VHDL代码实现,供大家学习。
    2022-11-01 21:40:03下载
    积分:1
  • viterbi213
    说明:  编码方式为213的Viterbi卷积码编码器和译码器的FPGA的实现,包含整个QuartusII的工程文件,解码方式为寄存器交换法(Encoding for the 213 convolutional code encoder and Viterbi decoder FPGA realization of the project file that contains the entire QuartusII, decoding method for the register exchange)
    2020-12-27 21:19:02下载
    积分:1
  • AXI4_Sim
    说明:  实现AXI,AXI-Lite乒乓地址的传输,AXI,AXI-Lite已经封装成内核,可直接修改后使用(Realize the transmission of table tennis address of Axi and Axi Lite. Axi and Axi Lite have been encapsulated into a kernel, which can be directly modified and used)
    2020-05-31 15:20:16下载
    积分:1
  • dds
    说明:  da的代码,在VHDL的编译环境下的开发。是一种集约的形式。(DA convert)
    2009-08-21 11:32:04下载
    积分:1
  • modelsim的使用如何操作使用和安装如何安装
    ModelSim的使用如何操作和使用以及安装如何安装
    2023-08-09 04:45:02下载
    积分:1
  • 两位独立数码管100进制计数器,每1秒计数一次。从0到99,到99后又回到0....
    两位独立数码管100进制计数器,每1秒计数一次。从0到99,到99后又回到0.-Two independent 100-band digital tube counters, every time 1 seconds count. From 0 to 99, to 99 and then back to 0.
    2022-03-11 18:06:22下载
    积分:1
  • shi01
    FPGA上机文件一所以在FPGA中采用同 步设计非常重要 MAX+PLUS II可以计算出数据传输需要(fpga Several of the largest chip operating frequency I would be grateful if the output value of counter FFFFC- FE0FF simulation waveform between the print out (only EPF10K70RC240-4 chips, the maximum allowable Clock frequency)
    2017-10-24 16:41:14下载
    积分:1
  • 该文件用在CPLD上的,和C语言很接近,5位的计数器一个。
    该文件用在CPLD上的,和C语言很接近,5位的计数器一个。-the documents on the CPLD, and the C language is close to that of the five counters one.
    2023-04-25 23:35:03下载
    积分:1
  • ethmac10g
    千兆以太网设计,包括组包解包,可以实现大数据传输功能。(Unpack the gigabit Ethernet is designed, including group package, can realize large data transfer function.)
    2020-09-01 16:48:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载