登录
首页 » VHDL » E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)qw

E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)qw

于 2023-06-23 发布 文件大小:10.52 kB
0 216
下载积分: 2 下载次数: 2

代码说明:

E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)qw

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pci144_vhdl
    PCI vhdl for Fpga designer to design PCI IP
    2007-12-23 20:58:15下载
    积分:1
  • nv04_context
    The description header can be found in signal_processing_library.h.
    2015-07-17 09:36:41下载
    积分:1
  • VGAzifuxianshi
    用VERILOG编写的VGA字符显示,可以在电脑屏幕上显示字符,已通过测试(Prepared with the VERILOG VGA character display, can display characters on a computer screen, has been tested)
    2011-01-01 14:50:47下载
    积分:1
  • I2C
    说明:  iic总线挂接在amba的apb总线上,标准接口,verilog代码的实现(iic bus attached to the amba' s apb bus, standard interfaces, verilog code implementation)
    2011-04-02 10:04:36下载
    积分:1
  • matlab_dsp_building
    matlab dsp building fpga(matlab dsp building )
    2009-12-30 09:23:38下载
    积分:1
  • buffer for in/out data.
    buffer for in/out data.
    2023-02-22 20:05:04下载
    积分:1
  • CODE_VHDL_COUNTING 电路时钟运动显示期间 LED 7 (MẠCH ĐẾM ĐỒNG HỒ THỂ 邵族 HIỂN THỊ 领导 7 ĐOẠN)
    CODE_VHDL_COUNTING 电路时钟运动显示期间 LED 7 (MẠCH ĐẾM ĐỒNG HỒ THỂ 邵族 HIỂN THỊ 领导 7 ĐOẠN)
    2022-01-25 22:02:59下载
    积分:1
  • 33
    说明:  高速宽带数字调制技术的研究,该论文也是非常经典的,希望对大家有帮助(High-speed broadband digital modulation technology, the paper is also very classic, I hope all of you help)
    2009-07-03 11:47:02下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • Study_Test
    说明:  实现简单的硬件加法器、除法器,实现源码文中注释(Realize simple hardware adder and divider, realize source code)
    2020-06-21 05:20:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载