登录
首页 » VHDL » E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)qw

E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)qw

于 2023-06-23 发布 文件大小:10.52 kB
0 226
下载积分: 2 下载次数: 2

代码说明:

E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)qw

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EMI
    说明:  Simetrix EMI滤波器设计,实际测试有效果。(Simetrix EMI filter design, the actual test results are effective.)
    2019-10-01 22:28:37下载
    积分:1
  • ozgul2013
    Digital pre-distortion (DPD) is an advanced digital signal-processing technique that mitigates the effects of power amplifier (PA) nonlinearity in wireless transmitters. DPD plays a key role in providing efficient radio digital front-end (DFE) solutions for 3G/4G basestations and beyond. Modern FPGAs are a promising target platform for the implementation of flexible wireless DFE solutions, including DPD.
    2019-01-05 18:20:30下载
    积分:1
  • DE2_CCD_detect
    de2,altera fpga
    2011-04-14 11:14:32下载
    积分:1
  • smartWasher
    QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
    2020-11-06 13:19:49下载
    积分:1
  • FIFO2
    用verilog HDL语言编写的fifo存储器源文件 (Using Verilog language HDL FIFO memory source file)
    2012-03-08 09:12:18下载
    积分:1
  • Applicable to FPGA
    适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
    2023-06-11 11:30:03下载
    积分:1
  • Copy
    this file describes the steps in building a fifo buffer module in verilog hdl and programming them on an fpga device
    2020-06-21 21:00:02下载
    积分:1
  • 是一个用vhdl语言编写的pwm程序,可以方便地用来和nios连接,实现对nios的功能扩展。...
    是一个用vhdl语言编写的pwm程序,可以方便地用来和nios连接,实现对nios的功能扩展。-is a VHDL language with the PWM procedures can be used to facilitate connections and nios, nios to achieve a functional extension.
    2022-07-11 04:57:55下载
    积分:1
  • 一个基于VerilogHDL语言的16位的booth算法的乘法器及其测试代码
    一个基于VerilogHDL语言的16位的booth算法的乘法器及其测试代码-VerilogHDL language based on the 16-bit multiplier of the booth algorithm and test code
    2022-02-07 12:03:36下载
    积分:1
  • regress-900055
    The Date prototype object is itself a Date object (its [[Class]] is "Date") whose value is NaN.
    2013-12-27 00:29:58下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载