登录
首页 » VHDL » cadence verilog reference

cadence verilog reference

于 2022-04-20 发布 文件大小:1.26 MB
0 152
下载积分: 2 下载次数: 1

代码说明:

cadence verilog reference

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • USB IPcoreIP核 包含文档(带说明)
    USB IPcoreIP核 包含文档(带说明)-USB IPcoreIP core includes a document (with instructions)
    2022-02-18 17:02:37下载
    积分:1
  • zuse
    验证阻塞赋值与非阻塞的赋值赋值过程的先后顺序(Verification of the order of assignment and non blocking assignment)
    2017-12-18 17:04:23下载
    积分:1
  • liyuanlnx_dynamic_led
    FPGA数码管显示秒表实验 三种方法实现: 方法一: 对秒计数,得到(秒显示)0~9, 对(秒显示)计数,得到(分秒显示)0~5, 对(分秒显示)计数,得到(分钟显示)0~5, 注意进位时机 方法二: 对秒计数,得到(秒显示)0~9 对秒计数,得到(分秒显示)0~5 对秒计数,得到(分钟显示)0~5 方法三: 只对秒计数,分别取模 %60得到分钟显示 ************************ 余数%10得到分秒显示 (据说)取模运算占资源!!!!(也能接受?好像...) 再剩下的余数为秒显示 ************************(Experiment of Digital Tube Display Stopwatch Based on FPGA Three ways to achieve)
    2020-06-22 04:40:02下载
    积分:1
  • polar_SC译码
    该部分的主要功能是完成基于FPGA的polar码SC译码。(The main function of this part is to complete the FPGA-based polar code SC decoding.)
    2021-02-17 13:49:46下载
    积分:1
  • PS2 source VHDL, and can be connected directly to the computer. So the mouse, ke...
    PS2的源代码VHDL语言实现,可以和计算机直接连接.做鼠标键盘接口.-PS2 source VHDL, and can be connected directly to the computer. So the mouse, keyboard interface.
    2022-11-10 10:10:04下载
    积分:1
  • pps_ketiao_rb2
    FPGA程序,使用Verilog语言生成1个脉冲可调的PPS脉冲信号。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
    2020-06-20 17:00:02下载
    积分:1
  • rom_fft
    采用xilinx的ROMIP核产生类似正弦信号,经过FFt后可以观察结果(Using the xilinx ROMIP nuclear generating similar sinusoidal signal can be observed through the results after FFt)
    2013-09-14 20:59:03下载
    积分:1
  • fpga_2014_flappy_bird
    用VHDL语言写了个FLAPPY_BIRD的程序,利用板子与屏幕可以运行游戏(VHDL language to write a program FLAPPY_BIRD by the board and the screen can run the game)
    2020-11-06 09:59:49下载
    积分:1
  • 8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4...
    8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4-bit magnitude comparator with expansion inputs-eight compared with the size of the VHDL source code, Magnitude Comparator VHDL description of a 4-bit magnitude comparator inputs with expansion
    2023-07-28 13:55:03下载
    积分:1
  • EDA应用中ROM具体定义实例,供大家学习和写程序参考之用
    EDA应用中ROM具体定义实例,供大家学习和写程序参考之用-EDA applications, examples of the specific definition of ROM, for everyone to learn and write programs for reference
    2022-07-07 21:49:00下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载