登录
首页 » VHDL » Static RAM is a tube composed of MOS flip

Static RAM is a tube composed of MOS flip

于 2022-04-10 发布 文件大小:3.08 MB
0 173
下载积分: 2 下载次数: 1

代码说明:

静态RAM是由MOS管组成的触发器电路,每个触发器可以存放1位信息。只要不掉电,所储存的信息就不会丢失。因此,静态RAM工作稳定,不要外加刷新新电路,使用方便。但一般SRAM的每一个触发器是由6个晶体管组成,SRAM芯片的集成度不会太高,目前较常用的有6116(2K×8位),6264(8K×8位)和62256(32K×8位)。6264RAM有8192个存储单元,每个单元为8位字长。-Static RAM is a tube composed of MOS flip-flop circuit, each flip-flop can store one message. Long as it does not brown-out, the stored information will not be lost. Therefore, the static stability in the work RAM, do not refresh plus the new circuit and easy to use. But generally each SRAM trigger is composed of six transistors, SRAM chip integration will not be too high, there are currently more commonly used 6116 (2K × 8 bit), 6264 (8K × 8 bit) and 62256 (32K × 8 bits). 6264RAM have 8192 storage units, each for 8-bit word length.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADC0809 VHDL控制程序,基于VHDL语言,实现对ADC0809控制.
    ADC0809 VHDL控制程序,基于VHDL语言,实现对ADC0809控制.-ADC0809 VHDL control procedures, based on the VHDL language, to achieve control of ADC0809.
    2023-01-22 19:10:03下载
    积分:1
  • verilog-learning-of-HuaWei
    华为公司学习verilog的资料,绝密资料,想学习verilog编程,想学习FPGA,想以后进华为公司的都可以看看。(Huawei learning verilog information, confidential information, want to learn verilog programming, want to learn FPGA, think later into the Huawei can see.)
    2013-07-23 14:48:30下载
    积分:1
  • smartWasher
    QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
    2020-11-06 13:19:49下载
    积分:1
  • grlib-gpl-1.1.0-b4108
    gaisler公司在2011年发布的的leon3的源代码!(source code of leon3 )
    2012-05-12 00:12:20下载
    积分:1
  • 20753
    基于VHDL的FPGA开发快速入门·技巧·实例 ,电子工程师创新设计必备宝典系列之FPGA开发全攻,未来,FPGA 开 发能力对工程师而言将成为类似C 语言的基础能力之一,面对这样的发展趋势,你还能简单地将FPGA 当成一种逻辑器件吗?还能对FPGA 的发展无动于衷吗?(基于VHDL的FPGA开发快速入门·技巧·实例 )
    2013-12-19 09:33:31下载
    积分:1
  • sin_10k
    基于FPGA的利用rom进行查询的方式生成一个频率为10KHZ的sin信号,编译成功,并实现功能仿真。(Query based on the the FPGA use of rom generate a frequency of 10 kHz sin signal, compiled successfully and to achieve functional simulation.)
    2013-04-23 10:47:17下载
    积分:1
  • bit7_Binary_to_BCD_LED
    二进制转十进制BCD码 Verilog语言 quartusII(Binary to decimal BCD code Verilog language quartusII)
    2013-09-14 16:49:39下载
    积分:1
  • The number of organ controller Verilog code, with English Notes.
    数字电子琴控制器的VERILOG代码,含中文注释.-The number of organ controller Verilog code, with English Notes.
    2022-02-28 22:36:52下载
    积分:1
  • FPGA数字AGC(帮同学做的毕业设计)
    FPGA数字AGC(帮同学做的毕业设计)-FPGA digital AGC (help students to do the graduation project)
    2022-03-17 18:29:50下载
    积分:1
  • apb_uart
    基于APB总线的UART详细设计方案和实现(APB-based detailed design and implementation of UART)
    2011-07-14 00:42:05下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载