网站首页

登录

Static RAM is a tube composed of MOS flip

于 2022-04-10 发布文件大小:3.08 MB

 0  204

下载积分: 2 下载次数: 1

我要下载

代码说明：

静态RAM是由MOS管组成的触发器电路，每个触发器可以存放1位信息。只要不掉电，所储存的信息就不会丢失。因此，静态RAM工作稳定，不要外加刷新新电路，使用方便。但一般SRAM的每一个触发器是由6个晶体管组成，SRAM芯片的集成度不会太高，目前较常用的有6116（2K×8位），6264（8K×8位）和62256（32K×8位）。6264RAM有8192个存储单元，每个单元为8位字长。-Static RAM is a tube composed of MOS flip-flop circuit, each flip-flop can store one message. Long as it does not brown-out, the stored information will not be lost. Therefore, the static stability in the work RAM, do not refresh plus the new circuit and easy to use. But generally each SRAM trigger is composed of six transistors, SRAM chip integration will not be too high, there are currently more commonly used 6116 (2K × 8 bit), 6264 (8K × 8 bit) and 62256 (32K × 8 bits). 6264RAM have 8192 storage units, each for 8-bit word length.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

dianzhen
如果需要用verilog设计一项比较简单的功能，那么这个浅显易懂的程序能让你很快明白点阵的设计方法，尤其是对那些初学者(If you need to use a relatively simple verilog design features, then this easy to understand design of the program allows you to quickly understand the lattice method, especially for those who are beginners)

2014-01-16 16:13:53下载

积分：1
SDR
直接序列扩频通信的Verilog仿真代码，在Quartus II中实现。(Direct sequence spread spectrum communication Verilog simulation code, implemented in Quartus II.)

2011-01-16 12:18:18下载

积分：1
counter4b
Vivado同步计数器VHDL设计具有异步复位和同步预置数功能同步计数器同步计数器同步计数器(The Vivado synchronous counter VHDL is designed with asynchronous reset and synchronous preset function, synchronous counter, synchronous counter and synchronous counter.)

2021-03-26 14:29:13下载

积分：1
"digital circuit EDA portal
《数字电路EDA入门－VHDL程序实例》---交通灯程序例子-"digital circuit EDA portal-VHDL program examples"-- traffic lights procedures example

2022-02-19 21:55:09下载

积分：1
MotorV2
基于PID 控制算法的直流电机控制，输出PWM波，很容易用(motor control)

2011-04-21 23:48:06下载

积分：1
music
说明：是用VHDL语言编写的乐曲演奏程序，详细的写了各个模块的子程序(VHDL language is the music playing program)

2009-08-17 08:52:31下载

积分：1
tdma_code
tdma参数化模块。可以自动生成2的n次的tdma哥时隙，用户可根据需要自己配置参数(tdma see the number of model lumps. 2 n basis following manner tdma chance possible 以自 dynamic generation, for root needed self-placement see number)

2013-09-03 21:52:51下载

积分：1
vhdl adder with two input 4
vhdl adder with two input 4-bit and output of 4 bits and carry

2022-11-16 00:35:03下载

积分：1
vhdl,无进位同步计数器，完成6进制加，输出6进制序列数
vhdl,无进位同步计数器，完成6进制加，输出6进制序列数-vhdl, non-binary synchronous counter to complete the six binary Canada, output 6, the number of binary sequences

2022-09-12 08:25:03下载

积分：1
verilog HDL编写的出租车计费系统
verilog HDL编写的出租车计费系统-verilog HDL prepared Taxi Accounting System

2022-05-06 06:53:34下载

积分：1

696516资源总数
106914会员总数
0今日下载