登录
首页 » VHDL » Static RAM is a tube composed of MOS flip

Static RAM is a tube composed of MOS flip

于 2022-04-10 发布 文件大小:3.08 MB
0 202
下载积分: 2 下载次数: 1

代码说明:

静态RAM是由MOS管组成的触发器电路,每个触发器可以存放1位信息。只要不掉电,所储存的信息就不会丢失。因此,静态RAM工作稳定,不要外加刷新新电路,使用方便。但一般SRAM的每一个触发器是由6个晶体管组成,SRAM芯片的集成度不会太高,目前较常用的有6116(2K×8位),6264(8K×8位)和62256(32K×8位)。6264RAM有8192个存储单元,每个单元为8位字长。-Static RAM is a tube composed of MOS flip-flop circuit, each flip-flop can store one message. Long as it does not brown-out, the stored information will not be lost. Therefore, the static stability in the work RAM, do not refresh plus the new circuit and easy to use. But generally each SRAM trigger is composed of six transistors, SRAM chip integration will not be too high, there are currently more commonly used 6116 (2K × 8 bit), 6264 (8K × 8 bit) and 62256 (32K × 8 bits). 6264RAM have 8192 storage units, each for 8-bit word length.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fjq1
    介绍了在数字语音通信中, 利用在系统可编程技术和复杂可编程逻辑器件CPLD, 实现了数字语音的复接和分接 对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。实际应用结果表明, 系统工作稳 定可靠, 设计是成功的。(Describes the digital voice communications, the use of in-system programmable technical and complex programmable logic device CPLD, to achieve the digital voice multiplexer and demultiplexer for the single steady state in which the digital circuit and digital phase locked loop extraction bit synchronization signals are also carried out a detailed design specification. The practical application results show that the system works stable and reliable design is successful.)
    2020-12-01 10:39:28下载
    积分:1
  • PSK
    实现psk调制解调,vhdl代码,仿真文件也有(psk shixian tiaozhiyujietiao)
    2013-04-10 14:24:53下载
    积分:1
  • xilinx_edk_9.2_crack
    xilinx edk 9.2 破解器/注册机(xilinx edk 9.2 crack)
    2021-03-29 15:09:10下载
    积分:1
  • read-string-from-FLASH
    read data of type character from flash memory
    2013-09-08 03:49:15下载
    积分:1
  • liushuxian
    中文版DLX流水线技术相关方面介绍以及简单应用 适用于面对初学者讲解(Chinese version of the DLX pipeline technology-related aspects of introduction and a simple application Suitable for beginners to explain face)
    2014-12-09 21:33:45下载
    积分:1
  • DDS Verilog 代码。包含英文文档说明
    DDS Verilog 代码。包含英文文档说明-DDS Verilog code. Containing the English documentation
    2022-10-25 06:35:03下载
    积分:1
  • VHDL achieve a frequency measurement of dollars, development environment for any...
    一个vhdl实现的测频计,开发环境为任何支持vhdl语言的厂商提供的开发环境 -VHDL achieve a frequency measurement of dollars, development environment for any VHDL language support for manufacturers of the development environment
    2022-01-28 17:39:53下载
    积分:1
  • vhdl.9up
    have a good documenty
    2010-04-15 14:26:07下载
    积分:1
  • pn sequence generator
    本设计是一个伪随机数发生器。此设计;
    2023-02-23 15:45:04下载
    积分:1
  • uart串口的vhdl语言程序。本人调试过 ,非常好用
    uart串口的vhdl语言程序。本人调试过 ,非常好用-serial UART VHDL Language Program. I debug, and very easy to use
    2022-01-22 15:13:57下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载