登录
首页 » VHDL » Static RAM is a tube composed of MOS flip

Static RAM is a tube composed of MOS flip

于 2022-04-10 发布 文件大小:3.08 MB
0 187
下载积分: 2 下载次数: 1

代码说明:

静态RAM是由MOS管组成的触发器电路,每个触发器可以存放1位信息。只要不掉电,所储存的信息就不会丢失。因此,静态RAM工作稳定,不要外加刷新新电路,使用方便。但一般SRAM的每一个触发器是由6个晶体管组成,SRAM芯片的集成度不会太高,目前较常用的有6116(2K×8位),6264(8K×8位)和62256(32K×8位)。6264RAM有8192个存储单元,每个单元为8位字长。-Static RAM is a tube composed of MOS flip-flop circuit, each flip-flop can store one message. Long as it does not brown-out, the stored information will not be lost. Therefore, the static stability in the work RAM, do not refresh plus the new circuit and easy to use. But generally each SRAM trigger is composed of six transistors, SRAM chip integration will not be too high, there are currently more commonly used 6116 (2K × 8 bit), 6264 (8K × 8 bit) and 62256 (32K × 8 bits). 6264RAM have 8192 storage units, each for 8-bit word length.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • generate-white-noise-with-fpga
    一共7篇文章,介绍了使用fpga产生任意分布白噪声的方法,值得借鉴(A total of seven articles, describes using fpga to generate arbitrary distribution of white noise, it is worth learning)
    2012-12-21 16:41:35下载
    积分:1
  • modulation-and-demodulation
    调制与解调系统的FPGA设计实现,包括2-ASK调制和解调,2-FSK调制和解调,2-PSK调制和解调,QPSK调制和解调,PPM调制和解调的verilog源代码。(FPGA design implementation of modulation and demodulation system, including 2-ASK modulation and demodulation, 2-FSK modulation and demodulation, 2-PSK modulation and demodulation, QPSK modulation and demodulation, PPM modulation and demodulation verilog source code .)
    2021-04-09 09:29:01下载
    积分:1
  • 256M_sdram_OK
    改自特权同学verilog语言写sdram测试程序;支持256M内存(verilog sdram )
    2013-12-23 16:15:43下载
    积分:1
  • ahb_sramc_vtb
    ahb总线Verilog代码及Verilog仿真文件(ahb bus Verilog code and Verilog simulation code)
    2020-08-25 20:48:15下载
    积分:1
  • A complete signal test procedures, the various indicators of signal integrity te...
    一个完整的信号测试程序,对信号的各项指标进行完整的测试,并分析-A complete signal test procedures, the various indicators of signal integrity testing, and analysis of
    2022-03-23 02:41:40下载
    积分:1
  • PID_Verilog
    说明:  PID算法用verilog语言实现,实测可用,由三个模块组成(The PID algorithm is implemented in Verilog language. The actual measurement is available. It consists of three modules.)
    2019-04-30 02:32:21下载
    积分:1
  • FPGA design of a full set of frequency data, I hope all of you ah like useful
    FPGA设计频率计全套资料,我希望对大家啊好似有用的-FPGA design of a full set of frequency data, I hope all of you ah like useful
    2023-01-04 19:10:03下载
    积分:1
  • DE2_CCD_sobel
    通过摄像头图像的提取,在FPGA开发板上实现的,主要实现了图像轮廓的提取(Extraction of the image through the camera, in the FPGA implementation of the development board, the main achievement of the image contour extraction)
    2020-07-22 17:48:45下载
    积分:1
  • 01_基于ZYNQ的FPGA基础入门
    说明:  VIVADO SOC 使用文档 基于zynq 7020(vivado soc example text of zynq)
    2020-06-17 12:00:01下载
    积分:1
  • mypro_synfifo
    基于IP核RAM的同步fifo设计,工程使用Xilinx的开发软件ISE(RAM-based synchronization fifo IP core design, engineering, software development using Xilinx ISE)
    2020-09-22 01:27:56下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载