登录
首页 » VHDL » This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...

This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...

于 2022-04-07 发布 文件大小:2.15 MB
0 162
下载积分: 2 下载次数: 1

代码说明:

This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • jjj
    实现了四bit计数器的功能,使用的是VHDL语言描述(Four-bit counter, using the VHDL language description)
    2012-12-20 10:53:46下载
    积分:1
  • 开关、 灯、 和多路复用器-DE2-115
    此练习的目的是要了解如何连接简单的输入和输出到 FPGA 芯片的设备和 实现电路,使用这些设备。我们将作为投入 DE2 系列主板上使用 SW17
    2023-03-02 02:20:04下载
    积分:1
  • irda.tar
    depends on irda transmitter recever
    2009-11-20 00:31:48下载
    积分:1
  • Verilog教程-夏宇闻
    verilog 教程 PPT版本 语法 结构 设计技巧等(Verilog tutorial PPT version)
    2018-02-26 11:13:55下载
    积分:1
  • Counter1s
    counter number one to nine after 1s
    2014-10-22 15:54:51下载
    积分:1
  • Desktop
    说明:  qpsk的fpga实现,包含调制和解调部分,使用verilog语言(FPGA implementation of QPSK)
    2019-03-16 02:52:26下载
    积分:1
  • vhdl的3
    vhdl的3-8译码器-instantiate the 3-8 decoder
    2022-03-25 00:36:10下载
    积分:1
  • 2-ADC—单通道(DMA读取)
    说明:  STM32F103 ADC 通过DMA进行读取(STM32F103 ADC reads by DMA)
    2020-08-20 15:36:26下载
    积分:1
  • omp
    用于压缩感知 OMP 算法非常适合于压缩感知
    2022-02-25 10:12:51下载
    积分:1
  • 基于EPM1270的VGA显示器接口源码Verilog
    基于EPM1270的VGA显示器接口源码Verilog-Based on the EPM1270
    2022-03-24 16:21:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载