登录
首页 » VHDL » This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...

This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...

于 2022-04-07 发布 文件大小:2.15 MB
0 143
下载积分: 2 下载次数: 1

代码说明:

This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基数 4 蝴蝶算法的实现
    给定的序列 x(n) 被摧毁成 4 序列的长度 N/4 每个。而不是划分 用密度泛函理论计算成两半在 RAD2,种四分。N 点 输入的序列被分成四个的子序列,x(4n),x(4n+1),,x(4n+2),和 x (4n + 3),其中 n = 0,1,...N/4-1.Radix-4 使用日志4N 阶段,每个阶段有 N/4 蝴蝶。N/4 蝴蝶涉及每年 阶段和阶段数目是日志4N N 点序列。因此, 复杂的乘法次数是 3N/4 日志4N 和数目 复杂的加法是 12N/4 日志4n。在基数 2 FFT 的比较 复杂的乘法次数是减少 25%
    2023-08-02 05:25:03下载
    积分:1
  • alu
    Vhdl code for aarithmetic logic unit
    2017-07-08 20:54:33下载
    积分:1
  • 课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部...
    课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部时钟: 1024Hz 测量波形: 方波 Vp-p = 3~5 V 硬件设备:Altera Flex10K10 五位数码管 LED发光二极管 编程语言:Verilog HDL / VHDL-curriculum design and FPGA design to achieve a digital frequency meter, the specific design requirements are as follows : measurement frequency range : 10Hz to 100KHz precision : F/F 2% external clock system : 1024Hz Waveform Measurement : square Vp-p = 3 ~ 5 V hardware : Altera Flex10K10 five digital LED light emitting diode programming languages : Verilog HDL/VHDL
    2022-07-04 09:14:33下载
    积分:1
  • 61EDA_B95
    开发板原理图 自己可以设计开发板为什么一定要买呢(Development board schematic can design their own development board why they must buy it)
    2008-12-09 15:58:55下载
    积分:1
  • IIR-FPGA
    基于FPGA实现IIR滤波器的程序,用VERILOG编程语言实现(The program based on the FPGA implementation of the IIR filter is implemented in the VERILOG programming language)
    2017-05-24 11:08:15下载
    积分:1
  • 这个代码是Verilog HDL。
    this Code is in verilog HDL. This Code is for piplined processor with 4 opcode. this will work in three cycle latch, decode and exicute.. test bench for xilinx ise is laos given
    2022-02-12 09:39:12下载
    积分:1
  • TOPSWITCH
    TOPSWITCH-Ⅱ系列芯片在功率集成开关电源中应用的研究-TOPSWITCH-Ⅱ series of chips in the power switching power supply in the application of integrated research
    2022-04-27 21:12:27下载
    积分:1
  • CAM
    Content-addressable memory (CAM) is a special type of computer memory used in certain very-high-speed searching applications. It is also known as associative memory, associative storage, or associative array, although the last term is more often used for a programming data structure.
    2014-12-06 00:33:45下载
    积分:1
  • 基于FPGA控制的DDS波形发生器
    基于FPGA控制的DDS波形发生器,可在Cyclone IV系列板子上使用,已经过仿真验证(Based FPGA control DDS waveform generator in Cyclone IV series board on use, has been simulation)
    2017-03-17 11:08:39下载
    积分:1
  • AD9226
    FPGA控制AG9226进行采样的代码,并用signaltap测试了一下其正确性(FPGA control AG9226 to sample the code, and use signaltap to test the correctness of the demo.)
    2020-12-19 17:19:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载