登录
首页 » VHDL » This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...

This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...

于 2022-04-07 发布 文件大小:2.15 MB
0 160
下载积分: 2 下载次数: 1

代码说明:

This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ahb2wishbone_latest.tar
    AHB to Wishbone memory interface VHDL source code
    2013-01-11 11:17:03下载
    积分:1
  • RS
    说明:  通过verilog hdl语言实现RS编码器与译码器的设计(Verilog hdl language through the RS encoder and decoder design)
    2013-07-18 16:09:22下载
    积分:1
  • 合众大公司XILINX_V4实验箱原理图
    合众大公司XILINX_V4实验箱原理图-United XILINX_V4 large companies schematic experimental box
    2022-12-12 08:15:03下载
    积分:1
  • avaloncsequencer
    a sequence generator
    2009-07-27 20:59:09下载
    积分:1
  • qpsk_demod_use_FPGA
    根据软件无线电的思想,提出了一种新颖的数字信号处理算法,对QPSK信号的相位进行数字化处理,从而实现对QPSK信号的解调.该算法允许收发两端载波存在频差,用数字锁相实现收发端载波的同步,在频偏较大的情况下,估算频偏的大小,自适应设置环路的带宽,实现较短的捕获时间和较好的信噪性能。整个设计基于XILINX公司的ISE开发平台,并用Virtex-II系列FPGA实现。用FPGA实现调制解调器具有体积小、功耗低、集成度高、可软件升级、扰干扰能力强的特点,符合未来通信技术发展的方向。(According to the idea of software radio, a novel digital signal processing algorithm, the phase of QPSK digital signal processing, enabling the demodulation of QPSK signals. This algorithm allows the sending and receiving ends of the carrier frequency difference exists, using digital phase-locked to achieve synchronization of sending and receiving end of the carrier, in the case of large frequency offset, frequency offset estimation of the size, adaptive set the loop bandwidth to achieve shorter acquisition time and better noise performance. The whole design is based on the company XILINX ISE development platform, and Virtex-II series with the FPGA. FPGA realization of a modem with a small size, low power consumption, high integration, software upgrades available, the characteristics of strong interference interference, in line with the future direction of ICT development.)
    2010-12-06 10:52:36下载
    积分:1
  • AD5791_spi
    该代码为VHDL语言描述的AD579 SPI通讯程序,包括一些代码注解。(Thisis a SPI communication promgram of AD5791 designed with VHDL which compared with some discreption.)
    2021-04-20 14:28:50下载
    积分:1
  • 11_sdi1in_hdmi_out_proc
    FPGA SDI 输入,HDMI输出例程(FPGA SDI_IN,HDMI_OUT)
    2018-07-25 16:30:52下载
    积分:1
  • 基于EDA技术设计4位十进制数字频率计的系统方案
    基于EDA技术设计4位十进制数字频率计的系统方案-Based on EDA technology design four decimal system solutions Cymometer
    2022-03-21 02:07:27下载
    积分:1
  • sales.zip
    自动售货机,与现实生活中的售货机功能类似,可以自动进行找零(Vending machines, vending machines and similar real life, there is a function to automatically calculate the price of goods)
    2015-03-30 14:27:52下载
    积分:1
  • I2C
    说明:  一种能简单的实现I2C通讯的代码,对于主机和从机之间的通讯讲解的很清楚。(A Code for I2C Communication)
    2020-06-18 23:20:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载