登录
首页 » VHDL » 典型的例子,从互联网上下来,希望对大家有用,

典型的例子,从互联网上下来,希望对大家有用,

于 2022-03-30 发布 文件大小:24.49 MB
0 141
下载积分: 2 下载次数: 1

代码说明:

典型事例,从网上down的,希望对大家有用,-Typical examples, from the Internet down, and I hope useful for everyone,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • MIL-STD-1553B代码
    FPGA实现1553B编解码器功能 Verilog语言(FPGA implementation of 1553B codec function, Verilog language)
    2020-12-04 16:29:25下载
    积分:1
  • uart
    用Verilog HDL,实现的FPGA串口调试程序,已经在硬件上调试成功(With Verilog HDL, FPGA serial debugger implemented in hardware debugging has been successful)
    2015-07-23 15:24:12下载
    积分:1
  • 775dbfc273b27329d455f8257e85d839cc5d
    CPFSK Demodulation Techniques
    2018-09-18 17:31:30下载
    积分:1
  • keyscan
    用verilog语言写的简单的键盘扫描代码,适合初学者,用alter的软件编写的程序代码。(Using verilog language to write simple keyboard scan code, suitable for beginners, with alter software program written code.)
    2013-09-13 22:59:11下载
    积分:1
  • 基于FPGA的JPEG图像压缩芯片设计
    基于FPGA的JPEG图像压缩芯片设计 -FPGA-based JPEG image compression chip design
    2022-01-28 02:00:46下载
    积分:1
  • FPGA_实时时钟设计
    通过配置DS1302芯片来实现实时时钟的监测,我们通过通过控制2个按键来选择我们要在数码管上显示的时间,按下按键1我们来显示周几,按下按键2来显示年月日,不按显示时分秒,这样显示复合我们的数字表的显示(By configuring DS1302 chip to monitor the real-time clock, we select the time that we want to display on the digital tube by controlling 2 keys. Press key 1 to show the week, press the key 2 to show the year and month, not according to the display time, so that the display of the display of the display of our digital table.)
    2020-10-22 15:17:23下载
    积分:1
  • VGA 测试程序,可显示彩色条纹,用vhdl语言编写,经过测试,运行稳定,带有注释!...
    VGA 测试程序,可显示彩色条纹,用vhdl语言编写,经过测试,运行稳定,带有注释!-VGA test procedure can be displayed color stripes, using VHDL language, tested and stable operation with Notes!
    2023-06-28 09:05:04下载
    积分:1
  • xilinx-FPGA
    xilinx FPGA技术详解,从设计流程到设计注意点(xilinx FPGA technology Detailed Design points, from the design process to)
    2012-08-10 13:07:41下载
    积分:1
  • m_xulie
    在quaritusII的开发环境下,verilog语言编写的m序列发生器代码,这种算法简短而有效,非常实用。(In quaritusII development environment, verilog language of m sequence generator code, this algorithm brief but effective, very practical.)
    2013-09-26 11:30:47下载
    积分:1
  • SPI的VHDL程序,经过quartus验证的,不错!
    SPI的VHDL程序,经过quartus验证的,不错!-SPI of the VHDL program, after verification quartus, yes!
    2022-12-07 04:00:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载