-
Booth Algorithm Based Squarer Design
设计一个8位有符号数字平方器。平方器将接收操作数B,一个8位有符号数。新兴市场;
- 2022-04-06 14:59:44下载
- 积分:1
-
该源码为几个正弦ROM,已经编译并通过,可以直接下载,不需要,内部含有正弦ROM表,还有ROM的宏模块...
该源码为几个正弦ROM,已经编译并通过,可以直接下载,不需要,内部含有正弦ROM表,还有ROM的宏模块-the source for several sine ROM, has been compiled and passed, can be directly downloaded, not internal ROM containing sine table, the Acer ROM module
- 2022-02-15 13:48:53下载
- 积分:1
-
24_Timer
使用Verilog编写的24位定时器,具有apb 总线接口,可以设置工作方式和计数初值。(The 24-bit timer written by Verilog has APB bus interface, which can set working mode and count initial value.)
- 2021-04-27 21:38:44下载
- 积分:1
-
Quartus senior io distribution, manual example
quartus 中,高级io分配,手动的例子-Quartus senior io distribution, manual example
- 2022-07-11 02:00:46下载
- 积分:1
-
等精度频率计
基于FPGA的等精度频率计,包括工程,doc和一些查找资料(An equal precision frequency meter based on FPGA, including engineering, Doc, and some lookup data)
- 2020-10-30 21:39:57下载
- 积分:1
-
spartan6_GTP
基于xilinx公司的SPARTAN6系列芯片的高速全双工串行收发器(high-speed transceiver based on spartan 6 of Xilinx PFGA)
- 2018-03-08 23:14:30下载
- 积分:1
-
Design and Implementation of the SNMP Agents
A programming language that can decode alpha numeric
- 2018-12-06 10:15:01下载
- 积分:1
-
qiangda
基于FPGA的抢答器程序,VHDL 语言描述。(FPGA)
- 2010-11-06 11:13:17下载
- 积分:1
-
pedometer
本文设计了基于加速度传感器的计步器,并通过仿真以及实际调试得到了相应的结果的记录。本实验首先通过加速度传感器检测目标物体的运动,产生脉冲,将脉冲放大后经过施密特触发器整型为方波,并给出了方波的调试电路图。然后编写程序,利用D触发器检测方波的上升沿,当上升沿到来时,计数,并对十位、个位分别编码,然后由使能信号交替控制数码管输出结果。本文给出了仿真以及调试的程序、结果。(This article is designed pedometer-based acceleration sensor and the corresponding results recorded by simulation and debugging. The experiments by first acceleration sensor detects the movement of the target object, generates a pulse, the pulse amplification is a square wave after the Schmitt trigger integer, and gives the the debug circuit diagram of a square wave. Then write procedures, the use of the rising edge of the detection of the square wave of the D flip-flop, when the rising edge, the count, and ten bits are encoded, and then alternately by the enable signal output of the digital control. In this paper, a simulation and debugging procedures, results.)
- 2013-03-13 08:58:22下载
- 积分:1
-
filter-design
MBD-FPGA数字滤波器设计基本流程,基于DSP builder(MBD-FPGA basic process of digital filter design)
- 2020-12-02 20:39:26下载
- 积分:1