-
基于超大规模集成电路内建自测试SOC
AMBA设计和AHP桥梁SoC解决方案和测试策略。它是利用Xilinx和SIM模式和综合结果表明握手的两个通信协议
之间更好的预测。的设计示出了在有效的面积和速度方面。
- 2022-03-16 09:13:25下载
- 积分:1
-
dspbuilder_manul
这份文献主要介绍了dsp builder 8.0的功能及使用手册,介绍了如何和matlab一起使用的步骤。(This literature focuses on the dsp builder 8.0 features and user manual describes how to matlab and used in conjunction with steps.)
- 2009-10-17 21:00:41下载
- 积分:1
-
EDA
EDA技术及其应用《序列信号发生器的设计》,包括源文件。(EDA technology and its applications " sequence signal generator design, including source files.)
- 2012-10-29 18:30:40下载
- 积分:1
-
class17_TLC5620
TLC5620驱动程序包括其他文件,8位,4通道,电压输出型DAC的数模转换器(TLC5620 driver and doc)
- 2018-08-13 16:58:54下载
- 积分:1
-
数字钟
数字钟(Digital clock)
- 2018-02-27 21:34:28下载
- 积分:1
-
Tempe_deteV2.1
说明: FPGA接收串口UART发来的指令设定温度报警值,实时采集DS18B20温度传感器并显示,带报警功能(FPGA receives the instruction from UART, sets the temperature alarm value, collects and displays DS18B20 temperature sensor in real time, with alarm function)
- 2021-04-13 13:28:56下载
- 积分:1
-
LDPC码的消息节点(Bitnode)消息更新过程的VHDL语言实现
LDPC码的消息节点(Bitnode)消息更新过程的VHDL语言实现-LDPC code of the message node (Bitnode) news update process of the VHDL language
- 2022-12-16 00:40:03下载
- 积分:1
-
ROM建立平方电路
A ROM to build a squaring circuit
- 2022-08-07 16:45:22下载
- 积分:1
-
DW8051_ALL
包中包括,
DW8051完整的Verilog HDL代码
两本手册:
DesignWare Library DW8051 MacroCell, Datasheet
DesignWare DW8051 MacroCell Databook
三篇51论文:
基于IP 核的PSTN 短消息终端SoC 软硬件协同设计
Embedded TCP/ IP Chip Based on DW8051 Core
以8051为核的SOC中的万年历的设计 (DW8051 is designed by synopsys, and its instruction cycle is 4 clock, which lead to about 3 times faster than Intel 8051 with the same oscillator frequency. I writed ram, rom, some other perpherals such as DES, RNG, and its testbench, and it worked all right!)
- 2021-05-07 09:28:36下载
- 积分:1
-
cmsdk_apb_timer
说明: 关于计时器 verilog语言,采用arm架构的m3,可以直接应用于soc(About timer verilog language, USES the arm architecture of m3, can be directly applied to soc)
- 2021-04-26 12:38:45下载
- 积分:1