登录
首页 » VHDL » Decimal precision counts, classic written, easy learning and reference for all t...

Decimal precision counts, classic written, easy learning and reference for all t...

于 2022-03-24 发布 文件大小:116.65 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

十进制精确计数,经典写法,便于学习与参考,供大家分享-Decimal precision counts, classic written, easy learning and reference for all to share

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • texample1
    32-bit shifter, shifter, 32-bit.Very goog as a study file.
    2015-10-24 09:44:53下载
    积分:1
  • It is then register ( shifter) PISO ( Parallel
    It is then register ( shifter) PISO ( Parallel - in, serial - out)-It is then register ( shifter) PISO ( Parallel- in, serial- out)
    2022-03-14 08:29:42下载
    积分:1
  • SPI (Serial Peripheral Interface) is serial, synchronous, full duplex communicat...
    用verilog HDL编写的SPI控制器,从国外网站上找到的。-SPI (Serial Peripheral Interface) is serial, synchronous, full duplex communication protocol. It is widely used as a board-level interface between different devices such as microcontrollers, DACs, ADCs and others.
    2023-04-07 12:05:04下载
    积分:1
  • Using-fpga-implementation-SDI
    用fpga实现SDI( xapp1014-xilinx-sdi)赛灵思原厂资料(Using fpga implementation SDI (xapp1014-xilinx-sdi) Xilinx original data)
    2013-10-29 15:02:18下载
    积分:1
  • rs_encoder
    适应多个模式的rs编码,Verilog,选择对应的多项式(RS coding adapted to multiple modes.)
    2020-06-16 04:40:02下载
    积分:1
  • VHDL_SPISLAVE
    spi-slave通信的vhdl实现及其仿真(VHDL implementation of spi-slave communication)
    2017-12-16 18:28:15下载
    积分:1
  • 基于VHDL的1602显示程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用
    基于VHDL的1602显示程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用-VHDL-based display program in 1602, contains the complete source code, locking pin, as well as download files documents can be directly downloaded using
    2023-06-18 04:20:03下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-04-13 06:40:15下载
    积分:1
  • 上海大学 Verilog PPT 适合初学者看 推荐
    上海大学 Verilog PPT 适合初学者看 推荐 -Shanghai University Verilog PPT look recommended for beginners
    2022-04-19 13:38:15下载
    积分:1
  • I2C端口的FPGA实现,网上较多,但发现不少有问题,这个是在网上代码的基础上修改过,验证可行。...
    I2C端口的FPGA实现,网上较多,但发现不少有问题,这个是在网上代码的基础上修改过,验证可行。-I2C port FPGA, online more, but found that many problems This is a code on the Internet on the basis of the revised test feasible.
    2022-01-26 17:03:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载