-
用verilog实现FSK调制,称为IP核来实现模块…
用Verilog实现FSK调制,调用IP核实现正弦余弦的调制-Verilog implementation using FSK modulation, called IP core to achieve the modulation sine cosine
- 2022-03-15 17:40:05下载
- 积分:1
-
pps_ketiao_rb2
FPGA程序,使用Verilog语言生成1个脉冲可调的PPS脉冲信号。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
- 2020-06-20 17:00:02下载
- 积分:1
-
最近组长给分配的任务,这几天一直在做,比较郁闷的是用的器件是XC400XL系列的,只有ISE4.1支持,用惯了7.1i的我还是要适应一阵子(关键4.1是一个试用...
最近组长给分配的任务,这几天一直在做,比较郁闷的是用的器件是XC400XL系列的,只有ISE4.1支持,用惯了7.1i的我还是要适应一阵子(关键4.1是一个试用版的)。挺折腾的,不说了,放上顶层模块:-。。。
- 2022-04-28 08:18:32下载
- 积分:1
-
QPSK
In this case is a QPSK algorithm code for mapping the interleaved code, using VHDL language. This code provide the method of mapping the code by using QPSK algorithm.
- 2014-11-19 04:27:20下载
- 积分:1
-
文本液晶屏上显示计数器
这是一个项目,设计一个计数器和 vhdl 语言文本液晶屏上显示。为了文本液晶屏上显示我们都用 vhdl 语言设计了液晶显示控制器。
- 2022-03-15 04:31:20下载
- 积分:1
-
tiny-dnn-1.0.0a2
在zedboard上运行的神经网络架构,方便移植。(Run lenet-5 on zedboard)
- 2020-06-23 19:00:02下载
- 积分:1
-
50 cases of practical CPLD design, very classic CPLD design, including 50 typica...
CPLD实用设计50例,非常经典的CPLD设计,包含50个实际的典型应用,涉及直流电机PWM驱动,编码等内容,有了这50例,举一反三,就会了很多应用-50 cases of practical CPLD design, very classic CPLD design, including 50 typical practical applications, involving PWM DC motor driver, coding, etc., with these 50 cases, giving top priority will be a lot of applications
- 2022-02-25 20:47:07下载
- 积分:1
-
moore-FSM
该程序描述并且模拟和实现了了一个摩尔有限状态机的功能和作用(The program describes the simulation and the function and role of a mole finite state machine)
- 2013-05-10 10:27:09下载
- 积分:1
-
based on VHDL development mcu with external device interface, mcu solve the high
基于VHDL语言开发的mcu与外部器件的接口程序,解决了高速mcu与低速外部器件的接口问题。-based on VHDL development mcu with external device interface, mcu solve the high-speed and low-speed external device interface.
- 2023-06-24 09:15:02下载
- 积分:1
-
dianti
6层电梯设计,采用vhdl编写,能够实验电梯功能(6-story elevator design, using vhdl prepared, able to lift function experiments)
- 2014-04-06 11:41:34下载
- 积分:1