登录
首页 » Verilog » 基于FPGA的串口通信

基于FPGA的串口通信

于 2022-03-12 发布 文件大小:716.93 kB
0 173
下载积分: 2 下载次数: 2

代码说明:

资源描述基于fpga的串口通信,采用verilog语言,实验开发板与pc机之间的串口通信

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • zhentongbu
    FPGA在通信上的运用:基于VHDL的帧同步程序(Application of FPGA in communication: Based on VHDL frame synchronization procedures )
    2012-11-28 09:10:05下载
    积分:1
  • ethernet_100
    Verilog,编写的udp收发程序,开发环境xilinx(Verilog, written UDP transceiver)
    2020-10-29 21:09:57下载
    积分:1
  • AHB总线系统的设计和仿真
    资源描述详细的阅读了AHB协议规范,采用Verilog硬件描述语言,按照协议要求设计主机与从机。时序仿真通过。在压缩包里附有该设计的验证程序。
    2022-03-24 01:13:49下载
    积分:1
  • 基于sopc的IIC总线设计完整设计sopcIIC
    该例子是基于sopc的IIC总线设计完整设计,分为硬件和软件部分,软件部分是用c语言编写的。该项目是个以完成的项目,据有较高的参考和经济价值。该例子是原来做过的项目。 整个项目是在Quartus II 7.0和nios IDE环境下开发。 (This example is based on the IIC bus design sopc complete design, divided into hardware and software, the software part is written in c language. The project is to complete the project, according to the reference and a higher economic value. The example is a project originally done. The whole project is in the Quartus II 7.0 and the nios IDE development environment.)
    2020-07-12 00:58:53下载
    积分:1
  • elpiano
    自己写的FPGA实现电子琴的VHDL程序,曲目是两只老虎,用到一些模块,和片内存储间,呵呵(FPGA realization of his keyboard to write the VHDL program, tracks are two tigers, a number of modules used, and on-chip storage room, huh, huh)
    2020-12-28 01:39:02下载
    积分:1
  • zhentongbu_VerilogHDL
    帧同步的VHDL程序源代码,巴克码同步实现。(Frame synchronization of the VHDL source code, Barker code synchronization)
    2012-05-26 19:35:40下载
    积分:1
  • FPGA设计全流程Modelsim+Synplify.Pro+ISE
    说明:  介绍了FPGA的使用以及modelsim联合synplify工具的使用方法(This paper introduces the use of FPGA and the use of Modelsim joint Synplify tool)
    2020-04-14 11:48:29下载
    积分:1
  • BT1120转GTX详细设计方案
    说明:  bt1120设计方案,描述了具体的方案设计以及整体的架构设计(Bt1120 design scheme, describes the specific scheme design and the overall architectural design)
    2020-06-25 05:40:02下载
    积分:1
  • FPGA_flash设计
    我们的设计是用一个FSM控制器来控制发送什么命令,flash模块判断FSM发送过来的state信号来选择应该执行什么操作,当命令写入或者读出后,会发送一个flag_done命令,这个命令让我们判断上个指令是否完成,如果完成后FAM将发送下一个命令.(Our design uses a FSM controller to control what commands are sent. The flash module judges the state signal sent by the FSM to select what operation should be performed. When the command is written or read out, a flag_done command is sent. This command lets us judge whether the last word is finished or if the FAM will be sent after completion. The next command)
    2018-04-21 21:37:17下载
    积分:1
  • verilog黄金参考指南中文版
    Verilog 黄金参考指南是 Verilog 硬件描述语言及其语法 语义 合并以及将它应用到硬件设计的一个简明的快速参考指南。(Verilog Golden Reference Guide is a concise and fast reference guide for Verilog Hardware Description Language and its syntax and semantics merging and its application to hardware design.)
    2020-06-18 04:20:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载