登录
首页 » VHDL » powerlink开源的最新全部源码

powerlink开源的最新全部源码

于 2022-07-10 发布 文件大小:5.71 MB
0 245
下载积分: 2 下载次数: 1

代码说明:

powerlink最新的开源全部VHDL及C/C++代码,用于powerlink的开发。是当前最新版本。包含Linux的实现及nios /arm软核的实现。可以用于xinx和Altera的FPGA。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 对NC Verilog的基本介绍,详细的图解,非常适合初学者使用,一个word文档和一个pdf文档...
    对NC Verilog的基本介绍,详细的图解,非常适合初学者使用,一个word文档和一个pdf文档-NC Verilog on the basic introduction, detailed diagrams, very suitable for beginners to use, a word document and a pdf document
    2022-08-12 19:52:59下载
    积分:1
  • Verilog-example-by-xiayuwen
    这本书是夏宇文老师在几年前编写的,非常是和初学者,里面有哦对verilog 的详细讲解(a book write by xiyuwen ,This book provides a detailed explanation of verilog )
    2012-01-03 19:02:58下载
    积分:1
  • 标准的异步串口通讯设计程序――基于VHDL编程
    标准的异步串口通讯设计程序――基于VHDL编程-communication design programme of standard asynchronous serial port base on VHDL programme
    2023-04-04 00:20:03下载
    积分:1
  • uart
    it contains pdf file which has vhdl program of uart (universal asynchoronus receiver and transmitter). which very simple and easy to understand
    2010-04-22 20:47:55下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • half_band
    半带滤波器verilog源代码,主要用于采样率变换系统中,采用乘法积累加器,很好的例子,供大家参考(Half band filter verilog code, mainly for the sampling rate conversion system, use the multiplication accumulation adder, a good example, for your reference)
    2020-12-23 10:59:07下载
    积分:1
  • LCD_test
    this a example for the LCD for altera FPGA cyclone ii EP2C8. implemented in verilog. tested using altera EP2C8 fpga
    2013-07-25 14:43:43下载
    积分:1
  • 吠陀乘数
    吠陀乘数
    2022-01-31 06:52:01下载
    积分:1
  • VHDL出租车计费代码
    该代码实现出租车计费功能,例如起步价为5元,按住相关控件后,每隔五秒,计数将加1,实现类似于开车时计费的功能,当松开按键后,计费也将停止。。。。
    2022-02-14 00:52:30下载
    积分:1
  • 坦克游戏的VHDL代码
    坦克游戏用VHDL语言编写。Altera的随身携带套件DE1。PS2键盘接口和VGA
    2022-03-14 20:16:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载