登录
首页 » VHDL » 设计采用Verilog HDL 16位CPU。

设计采用Verilog HDL 16位CPU。

于 2022-03-11 发布 文件大小:1.21 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

design cpu 16 bits by verilog HDL.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • and they simply based on the mouse xinlinx ideally VHDL application procedures,...
    基于fpga和xinlinx ise的鼠标应用vhdl程序,希望对你有所帮助!-and they simply based on the mouse xinlinx ideally VHDL application procedures, and I hope to help you!
    2022-02-18 14:46:28下载
    积分:1
  • 关于FFT算法的FPGA实现(源码),数字信号处理不可少。
    关于FFT算法的FPGA实现(源码),数字信号处理不可少。-FFT algorithm on the FPGA implementation (source code)
    2022-02-26 14:45:28下载
    积分:1
  • I2C
    VHDL语言编写的I2C通信接口,可与单片机等MCU相连,只占用很少的引脚线完成数据的传输(Written in VHDL I2C communication interface, such as MCU and MCU can be connected, only takes a few lines to complete the data transmission pin)
    2011-05-15 09:00:33下载
    积分:1
  • 基于查找表的无波发生器
    采用VHDL语言设计的基于LUT的正弦波发生器,已通过调试,并给出了pics仿真结果
    2022-05-27 16:00:57下载
    积分:1
  • FPGASPI
    FPGA SPI 主要模块全部涵盖 时序解释 与DSP通信(FPGA SPI Timing interpretation covering all main modules communicate with the DSP)
    2020-12-09 13:49:20下载
    积分:1
  • generateCAcode
    gps C/A码生成 生成gps32颗卫星伪码,方便,经过测试(gps C/A code generation to generate pseudo-code satellites gps32, convenient and tested)
    2021-05-13 04:30:02下载
    积分:1
  • 本教程介绍了如何与IO设备在DE2板和H.
    This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
    2022-01-31 07:25:53下载
    积分:1
  • VESA Timing
    VESA CVT视频参数计算器,输入分辨率和刷新率即可得到需要参数。(VGA Timing Calculator)
    2020-12-23 14:29:07下载
    积分:1
  • 电子表的实现
    这是一个数字逻辑课程的电子表的实现,利用VHDL语言实现,初学者可以完全掌握,很有帮助。
    2022-08-20 05:43:08下载
    积分:1
  • Music_Player
    这份代码完成的功能是通过蜂鸣器播放《梁祝》这首曲子,当然可以自行更改代码,以播放其它的乐曲,所用的硬件描述语言是VHDL,代码有四部分构成,顶层模块、预分频模块(产生基频)、音乐表格和分频模块(产生所需的各音调)。
    2022-11-10 14:10:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载