登录
首页 » VHDL » 用VHDL写的源代码程序,包涵三人表决器,七人表决器,全加器以及模24,模60的计数器,都是单文件的,由于程序小又多,所以集中在一起,供新学习VHDL语言的朋友...

用VHDL写的源代码程序,包涵三人表决器,七人表决器,全加器以及模24,模60的计数器,都是单文件的,由于程序小又多,所以集中在一起,供新学习VHDL语言的朋友...

于 2022-02-02 发布 文件大小:2.13 kB
0 184
下载积分: 2 下载次数: 1

代码说明:

用VHDL写的源代码程序,包涵三人表决器,七人表决器,全加器以及模24,模60的计数器,都是单文件的,由于程序小又多,所以集中在一起,供新学习VHDL语言的朋友们参考。-With VHDL source code written procedures, includes three of the voting machine, vote on seven people, and full adder, as well as modulus 24, modulus 60 counters, are single-file, as many small procedures, so together for the new Learning VHDL Language Reference friends.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • this document is in two MAXplusII environment through the development and operat...
    此两文件是在MAXplusII环境下开发并运行通过的VHDL文件,实现了并串口转换功能。-this document is in two MAXplusII environment through the development and operation of the VHDL documents, and the realization of serial conversion function.
    2022-02-26 14:17:56下载
    积分:1
  • 1pps
    说明:  fpga程序,产生1pps脉冲信号,使用的verilog语言。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • ambe_rx_tx
    AMBE2000的压缩数据输出输入的Verilog代码,实现了自回环(loopback)效果. 希望对学习verilog语言的同学有所帮助。(The Verilog code of AMBE2000. input and output of compressed data to achieve a self-loop (loopback) effect. hope to help the one who is studying the verilog language.)
    2014-03-19 08:55:46下载
    积分:1
  • 用VHDL和verilog实现的四人抢答器
    用VHDL和verilog实现的四人抢答器-using VHDL and verilog realization of four Responder
    2023-07-17 00:15:04下载
    积分:1
  • bits FIFO with synchronizer. Pass the sy nthesis using Synopsys tools
    32bits FIFO with synchronizer. pass the synthesis using Synopsys tools-bits FIFO with synchronizer. Pass the sy nthesis using Synopsys tools
    2023-01-08 07:50:03下载
    积分:1
  • immediate_divide_module
    用组合逻辑实现循环除法器。稳定、安全、可靠。(Combinational logic loop divider. Stable, secure, and reliable.)
    2012-08-30 09:08:04下载
    积分:1
  • digital-PLL
    收集的关于数字锁相环的理论模型和分析讨论,适用于FPGA的数字电路设计。(Theoretical models and analysis and discussion about digital PLL collected for FPGA-based digital circuit design.)
    2015-02-11 10:39:31下载
    积分:1
  • Archive
    TASKS OF TWO TYPES CAN BE RUN FOR EVERY 2 MIN.
    2012-11-14 15:12:43下载
    积分:1
  • 电梯控制器程序设计与仿真的vhdl源代码
    电梯控制器程序设计与仿真的vhdl源代码-Elevator controller design and simulation of vhdl source code
    2022-04-08 14:05:19下载
    积分:1
  • decodeLogDomainSimple
    When the initial input falls between the Switch off point and Switch on point values, the initial output is the value when the relay is off.
    2017-01-29 18:04:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载