-
数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84...
数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84-4验证-VHDL design of digital stopwatch, accurate to the percentage of seconds in the six digital tube display, respectively, have seconds, minutes, hours, through the target chips EPF10KLC84-4 verification
- 2022-07-20 17:58:12下载
- 积分:1
-
LMS_filter
这是自适应滤波器,使用verilog代码来编写的,已通过了仿真,效果很好。希望能给大家好好分享!(This adaptive filter verilog code to write, through a simulation, with good results. I hope to give a good share!)
- 2020-12-08 21:19:19下载
- 积分:1
-
二进制BCD码变换器采用VHDL
这是一个经过测试和使用的VHDL代码,用于将16位二进制输入数据转换为4位BCD。如果您直接驱动显示器而不经过处理器,并且希望显示在主程序中计算的参数,则该程序非常有用。有关转换的戏剧方面,请阅读随附的pdf。
- 2022-09-26 04:05:02下载
- 积分:1
-
05_fifo_test
说明: FIFO: First in, First out 代表先进的数据先出,后进的数据后出。Xilinx 在 VIVADO 里为我们已经提供了 FIFO 的 IP 核, 我们只需通过 IP 核例化一个 FIFO,根据 FIFO 的读写时序来写入和读取FIFO 中存储的数据。(FIFO: first in, first out represents the first out of advanced data, and the last in data is the last out. Xilinx has provided us with the IP core of FIFO in vivado. We only need to instantiate a FIFO through the IP core, and write and read the data stored in FIFO according to the FIFO read-write timing.)
- 2021-04-08 22:19:20下载
- 积分:1
-
VHDL programming language introduced the basic grammar, and some programming exa...
介绍了VHDL编程语言的基本语法,和一些编程实例-VHDL programming language introduced the basic grammar, and some programming examples
- 2023-02-13 15:55:04下载
- 积分:1
-
vhdl.9up
have a good documenty
- 2010-04-15 14:26:07下载
- 积分:1
-
电子手表
在硬件上实现,可以实现一般电子表的功能。比如说计时,显示日期,秒表等功能。还可以显示星期数,可以正常的区分闰年等。并且仿真文件也在其中,反正了其时序变化情况。比较详细。必要出有注释。
- 2022-07-08 11:11:12下载
- 积分:1
-
135个经典VerilogHDL源码和说明文档,入门的好资料
135个经典VerilogHDL源码和说明文档,入门的好资料-135 Classic VerilogHDL source and documentation, a good data entry
- 2022-01-20 23:10:53下载
- 积分:1
-
this is the for a equiripple filter
this the for a equiripple filter-this is the for a equiripple filter
- 2022-04-17 20:07:48下载
- 积分:1
-
verilog
关于USB开发的verilog开发程序,非常的全面,学习FPGA开发时用得着。(About USB development verilog development process, very comprehensive, learning FPGA development time worthwhile.)
- 2013-12-26 18:29:35下载
- 积分:1