登录
首页 » VHDL » 使用VHDL代码的FIR滤波器的设计

使用VHDL代码的FIR滤波器的设计

于 2022-02-26 发布 文件大小:1.15 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

fir filter design using vhdl codes

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • paidui
    排队电路设计,适用于EDA大作业,大学生适合使用,初学者,仅仅是vhdl的语言,可以借鉴(Queuing circuit design, suitable for EDA operation, college students suitable for use, beginners, only the language of VHDL, can learn from)
    2017-12-10 23:47:23下载
    积分:1
  • XAPP200_ddr_sdram_64b
    Xapp 200 64 bit DDR SDRAM design files for Xilinx Vertix
    2011-01-19 09:45:06下载
    积分:1
  • add4bit
    一位全加器的VHDL源码与TEST BENCH.XILINX下通过(A full adder and the VHDL source code through TEST BENCH.XILINX)
    2009-07-20 08:18:37下载
    积分:1
  • for Dictyophora board, in the way of achieving LCD clock function.
    适合DE2板,能够在板子上的液晶显示器上实现时钟功能。-for Dictyophora board, in the way of achieving LCD clock function.
    2023-08-10 07:45:03下载
    积分:1
  • fre
    本设计是基于EP4CE15F17C8N和12864液晶的频率计程序(The design is based EP4CE15F17C8N and 12864 LCD frequency meter program)
    2015-08-12 08:39:32下载
    积分:1
  • Optimised_OMP
    一种压缩感知信号恢复算法,针对贪婪迭代类算法中的正交匹配追踪(OMP)算法的改进。OMP在每次迭代过程中选择出的原子并不是最优的,无法使本轮迭代中残差的减少最大化。本例程实现了改进的最优OMP算法,即Optimised_OMP,保证每次迭代选出的原子与已选出的原子序列所构成的平面正交,因而可以使残差下降的更快,从而加速算法收敛。(A compressed sensing signal recovery algorithms track (OMP) algorithm and orthogonal matching algorithm greedy iterative class. The OMP selected atoms in each iteration of the process is not optimal, not be able to maximize the reduction of the residual in the current round of iteration. The routines to achieve the optimal OMP algorithm improvements that Optimised_OMP, to ensure that each iteration selected atoms with atomic sequence elected a plane orthogonal, and thus can make the residuals have declined even faster, thus speeding up the algorithm convergence.)
    2021-03-08 10:19:29下载
    积分:1
  • dac5687_interface
    说明:  verilog语言编写的dac5687的接口程序,串行模式控制。(written dac5687 verilog interface program, serial mode control.)
    2021-04-23 09:38:48下载
    积分:1
  • SignalTap-II-instruction
    对于学习FPGA的同学来说仿真是必不可少的流程 但是仿真的方法signal tap是必须掌握的(For students learning FPGA simulation is an essential process but the simulation method tap signal is a must)
    2016-04-18 16:28:51下载
    积分:1
  • *** ***OC_I2C_Master使用说明*** ***** 使用步骤:1.将OC_I2C_Master文件夹拷贝到安装盘alterakits...
    *** ***OC_I2C_Master使用说明*** ***** 使用步骤:1.将OC_I2C_Master文件夹拷贝到安装盘alterakits ios2components目录下。 之后重新打开SOPC Builder,在可用元件列表的DeviceSOPC组中将出现OC_I2C_Master 元件,即可像其它Altera外设元件一样添加和使用。 2.hdl文件夹中包含有描述i2c逻辑的硬件描述文件,不能删除。 3.HAL文件夹包含硬件抽象层所需的文件(即驱动),不能删除。 4.inc文件夹包含有定义底层硬件的C语言头文件,不能删除. 5.I2C_doc文件夹下有关于该元件的开发文档。-********* OC_I2C_Master use*********** use these steps: 1. OC_I2C_Master folder will be copied to the installation disk alterakits ios2components directory. Re-open after the SOPC Builder, a list of available devices will appear DeviceSOPC Group OC_I2C_Master components, can be similar to other peripheral devices like Altera add and use. 2.hdl folder contains logical description i2c hardware description files, can not be deleted. 3.HAL folder contains the necessary hardware abstraction layer file (ie drivers), can not be deleted. 4.inc folder contains the definition of the underlying hardware C language header files, should not delete. 5.I2C_doc folder on the developmen
    2022-04-07 04:49:42下载
    积分:1
  • jiaotongdeng
    交通灯通过数码管显示,几种模式可调,还可以时间可设,适合初学者入门参考学习。(LED traffic lights can be set to several modes adjustable time beginners reference ~ ~ ~)
    2013-08-25 10:02:34下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载