登录
首页 » VHDL » 低通FIR滤波器的设计

低通FIR滤波器的设计

于 2022-02-25 发布 文件大小:536.99 kB
0 220
下载积分: 2 下载次数: 1

代码说明:

利用matlab、xilinx13.4和ipcorefir编译器5.0进行了低通滤波器的设计。所附的代码将帮助您制作所需频率的低通滤波器。fir编译器有许多不同类型的规范。您可以根据您的要求提供所有规格。这里采样频率为700hz,通带频率为35hz,阻带频率为40hz。在分配完所有的值之后,您可以在matlab中生成滤波器的系数。matlab将生成.coe文件,您可以在FIR编译器中浏览该文件。它将生成一个文件,您可以在ADCU DAC代码中实例化该文件,并获得所需的输出。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog code to calculate Sobel
    Verilog code to calculate Sobel
    2022-03-24 08:25:30下载
    积分:1
  • Farrow-filter-design
    两篇中文论文,详细叙述了Farrow滤波器的设计方式和理论基础,非常实用!(Two Chinese papers, described in detail Farrow filter design methods and theoretical foundation, very useful!)
    2013-11-15 17:15:20下载
    积分:1
  • ddr2_controller
    DDR2控制器设计原码,可以在FPGA上测试通过,并对外部的ddr memory进行读写访问.(DDR2 controller design of the original code, can be tested through the FPGA, and external ddr memory read and write access.)
    2010-02-23 09:16:50下载
    积分:1
  • 卡内基梅陇大学verilog课程讲义-unlocked
    说明:  verilog讲义 卡内基梅陇大学verilog课程讲义-unlocked 卡内基梅陇大学verilog课程讲义-unlocked(Verilog Course Lectures at Carnegie Mellon, University Verilog Course Lectures at Carnegie Mellon University Verilog Course Lectures at Carnegie Mellon University)
    2020-06-20 18:00:02下载
    积分:1
  • S05_example_Network
    说明:  vivado lwip 应用文档 基于zynq 7020(vivado lwip example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • ap01
    一個紅外線感測電路的設計,是經由opa來設計。(An infrared sensing circuit design, is designed by opa.)
    2011-10-19 14:22:24下载
    积分:1
  • verilog-ethernet
    说明:  Collection of Ethernet-related components for gigabit, 10G, and 25G packet processing (8 bit and 64 bit datapaths). Includes modules for handling Ethernet frames as well as IP, UDP, and ARP and the components for constructing a complete UDP/IP stack. Includes MAC modules for gigabit and 10G/25G, a 10G/25G PCS/PMA PHY module, and a 10G/25G combination MAC/PCS/PMA module. Includes various PTP related components for implementing systems that require precise time synchronization. Also includes full MyHDL testbench with intelligent bus cosimulation endpoints.
    2021-04-17 23:38:52下载
    积分:1
  • CPLD总线Verilog HDL代码,PLD
    CPLD的VerilogHDL总线代码,在EPM7128SLC84-10+Quartus4平台上运行通过.-CPLD bus Verilog HDL code, the PLD-10 Quartus4 platform to run through.
    2022-01-26 04:10:04下载
    积分:1
  • 用VHDL编写的EPP通信协议,可以同时收发字节
    用VHDL编写的EPP通信协议,可以同时收发字节-EPP written in VHDL, communication protocol, you can also send and receive bytes
    2022-05-22 02:38:48下载
    积分:1
  • GMSK
    说明:  高斯最小频移键控(Gaussian Filtered Minimum Shift Keying),这是GSM系统采用的调制方式。数字调制解调技术是数字蜂窝移动通信系统空中接口的重要组成部分。GMSK调制是在MSK(最小频移键控)调制器之前插入高斯低通预调制滤波器这样一种调制方式。GMSK提高了数字移动通信的频谱利用率和通信质量。(Gauss Filtered Minimum Shift Keying is a modulation method used in GSM system. Digital modem technology is an important part of air interface of digital cellular mobile communication system. GMSK modulation is a method of inserting a Gaussian low-pass pre-modulation filter before the MSK (minimum frequency shift keying) modulator. GMSK improves the spectrum utilization and communication quality of digital mobile communication.)
    2019-06-14 09:18:30下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载