免费8051核心上传

用VHDL实现60秒倒计时的功能 倒计时为0时蜂鸣器持续响起(Continued sounded to achieve 60 seconds of the countdown function with VHDL countdown to the 0:00 buzzer)

使用VHDL语言，对Altera公司的DE2开发板进行开发，本例实现了对板上7段数码管的显示，在niosiiIDE上基于硬件实现小灯的循环亮灭-Using VHDL language, on Altera s DE2 development board for development, which in this case the realization of paragraph 7 of the on-board digital tube display, in niosiiIDE hardware implementation based on a small circle of bright lights out

数字密码锁的vhdl实现，包括设置密码，修改密码，报警。

一个用Verilog编写的编帧、解帧及码速匹配的程序，相当经典-Verilog prepared with a series of frames, frames and solutions yards speed matching procedures, rather classic!

vhdl very good debug release vhdl very good debug release

piiii jeirafjorjg knfojojr lajfpopazf

说明：  在Xilinx环境下编写的vhdl程序，实现推箱子的游戏任务，界面很漂亮。(Xilinx environment in the preparation of the VHDL program, realized the game viewing tasks, the interface is very beautiful.)

你的任务是为一个单一的"传统"的先进的电梯控制器的设计 电梯（即，简单的向上/向下按钮呼叫电梯） 在四楼经营 建设。所述的基本单电梯设计规范 以下各节。 扩展您的两部电梯的设计是可选的将会奖励你额外的奖金。

说明：  多摩川绝对值编码器的NRG协议源代码,我们公司用的，我修改的解码程序(Tamagawa NRG absolute encoder protocol source code, used by our company, I modified decoding process)

fpga paper function fff(fpga paper function)