登录
首页 » VHDL » FPGA的发展

FPGA的发展

于 2022-02-21 发布 文件大小:4.53 MB
0 191
下载积分: 2 下载次数: 1

代码说明:

FPGA开发全攻略,工程师创新宝典,由张国斌等书写-FPGA development

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FM_T
    一个简单的FM调制模块,FM发射,用Verilog编写,基于Xilinx SPARTAN6 XC6LX9开发(A simple FM modulation modules for FM transmitter, using Verilog prepared, based on XILINX SPARTAN6 XC6LX9 Development)
    2020-11-25 20:19:32下载
    积分:1
  • FPGA-Design
    自己搜集的一些FPGA指南教程,包括一些高工们的经验之谈、设计原则,目前正在学习,有一定帮助,分享给大家(Gather their own of some FPGA guide tutorial, including some senior engineers are the voice of experience, design principles, are learning to have some help, to share to everyone)
    2012-11-06 10:58:54下载
    积分:1
  • ecc算法源码
    该源码表述了ecc算法如何用vhdl实现RSA(Ron Rivest,Adi Shamir,Len Adleman三位天才的名字)一样,ECC(Elliptic Curves Cryptography,椭圆曲线密码编码学)也属于公开密钥算
    2022-03-07 00:08:00下载
    积分:1
  • This is a use of the VHDL language Parallel to Serial procedures, In altera deve...
    这是一个用VHDL语言编写的并口转串口程序,在altera开发系统下验证通过,运用于开发板与计算机之间的通信,源程序可以提供参考-This is a use of the VHDL language Parallel to Serial procedures, In altera development system under test passed, the development of applied between the panels and computer communications, can provide a reference source
    2022-03-23 13:41:19下载
    积分:1
  • 一款verilog设计的SRAM控制器svtb_ahb_sram
    一款verilog设计的SRAM控制器,可以实现AHB总线控制的功能。(abcdefghijklmnopqrstuvwxyz)
    2020-06-30 13:40:02下载
    积分:1
  • Experiment_1_Xilinx
    很不错的FPGA入门级实验指导书,按照实验的知道,能够学会使用ISE仿真简单的流水灯。教程较为详细,从硬件连接到代码编写都做了详细指导,适合新手入门。(Very good entry-level FPGA experimental guide books, according to the experiment know, be able to learn to use the ISE Simulator simple water lights. Tutorial in detail, the hardware connected to the coding have done a detailed guide for beginners.)
    2016-09-16 23:07:26下载
    积分:1
  • 基于altera系列芯片lvds接口的fpga设计 verilog源码
    基于altera系列芯片lvds接口的fpga设计 verilog源码-Series altera-based chip interface lvds source fpga design verilog
    2023-08-31 17:40:04下载
    积分:1
  • verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...0000000001...
    verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...000000000100100... 并且 用测试模块来验证状态是否正确工作-verilog prepared by the state machine detected 00,100 sequences. Achieve input : ... ... 011000010010000 output : 000000000100100 ... ... and test module used to verify the state is working
    2022-06-16 14:06:28下载
    积分:1
  • 奇数奇偶校验器使用VHDL的有限状态机
    An odd parity checker as an FSM using VHDL
    2022-02-24 23:42:29下载
    积分:1
  • 二进制神经网络(BNN)bnn-fpga-master
    说明:  bnn-fpga是FPGA上CIFAR-10的二进制神经网络(BNN)加速器的开源实现。 加速器针对低功耗嵌入式现场可编程SoC,并在Zedboard上进行了测试。 在编写CIFAR-10测试集中的10000张图像时,错误率是11.19%。(bnn-fpga is an open-source implementation of a binarized neural network (BNN) accelerator for CIFAR-10 on FPGA. The architecture and training of the BNN is proposed by Courbarieaux et al. and open-source Python code is available. Our accelerator targets low-power embedded field-programmable SoCs and was tested on a Zedboard. At time of writing the error rate on the 10000 images in the CIFAR-10 test set is 11.19%.)
    2020-07-27 07:02:34下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载