-
mybch1
说明: 实现(7,4)BCH码的编码和译码。已知生成矩阵和校验矩阵,通过c=m*G进行编码,译码时利用伴随式译码。s=c*H‘,求得伴随式,对应的错误图样找到错误位置,对错误位置进行更正,得到译码结果。(Coding and decoding of (7,4) BCH Codes)
- 2021-04-27 17:28:44下载
- 积分:1
-
VHDL digital system design and engineering practice 4, including the principles,...
VHDL数字系统设计和工程实践5,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice 4, including the principles, truth table and schematic, as well as VHDL source code.
- 2022-08-11 13:48:51下载
- 积分:1
-
FPGA正弦信号发生器
基于verilog hdl编写的FPGA正弦信号发生器,已测试。(FPGA sine signal generator)
- 2020-11-10 10:59:46下载
- 积分:1
-
四位乘法器的VHDL源程序
四位乘法器的VHDL源程序-four Multiplier VHDL source
- 2022-03-28 16:11:53下载
- 积分:1
-
4
Verilog的135个经典设计实例.使你工作使用学习中,会有很大帮助,各种典型案例(135 classic Verilog design examples. Make your work with the study, will be of great help, of various typical cases
)
- 2014-03-19 10:55:14下载
- 积分:1
-
VHDL
用VHDL语言实现一Mealy型时序电路,并做时序仿真和功能仿真检验正确与否。(Implement a Mealy-type sequential circuits using VHDL language, and do functional simulation and timing simulation test correct.)
- 2014-03-20 14:44:28下载
- 积分:1
-
BCH_EncDec_Matlab
bch编解码的完整版,本人已经做过fpga实现,就是按照该程序为原型,绝对可运行(bch decoding the full version, I have done fpga implementation is in accordance with the procedure for the prototype, can certainly run)
- 2011-10-27 21:55:11下载
- 积分:1
-
CAN驱动器-MCP2515-接口程序-Verilog
CAN驱动器MCP2515驱动,verilog编写,实测可用(CAN driver MCP2515 driver, Verilog written, measured available)
- 2020-12-28 15:29:02下载
- 积分:1
-
cic
cic设计 verilog verilog(cic verilog design verilog)
- 2012-10-23 20:13:52下载
- 积分:1
-
-
- 2022-03-20 08:41:04下载
- 积分:1