登录
首页 » VHDL » 2。你可以以任何方式使用这个核心,无论是学术,商业,或

2。你可以以任何方式使用这个核心,无论是学术,商业,或

于 2022-02-15 发布 文件大小:2.10 kB
0 197
下载积分: 2 下载次数: 1

代码说明:

2. You may use this core in any way, be it academic, commercial, or -- military. Modified or not.-2. You may use this core in any way, be it academic, commercial, or-- military. Modified or not.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL硬件描述语言与数字逻辑电路设计,学习VHDL的好资料
    VHDL硬件描述语言与数字逻辑电路设计,学习VHDL的好资料-VHDL hardware description language and digital logic circuit design, VHDL learning good information
    2022-11-11 07:30:07下载
    积分:1
  • 展位乘数 VHDL 源代码
    8位有符号编码的整数基改性
    2022-06-14 01:22:33下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • 汽车尾灯控制系统 汽车尾灯控制器的VHDL程序实现
    汽车尾灯控制系统 汽车尾灯控制器的VHDL程序实现 -car taillight control system controller car taillight VHDL program
    2022-11-01 18:00:03下载
    积分:1
  • xilinx_edk_9.2_crack
    xilinx edk 9.2 破解器/注册机(xilinx edk 9.2 crack)
    2021-03-29 15:09:10下载
    积分:1
  • 一款240*128的LCD模块在ALTERA FPGA NIOS中的应用,自己写的AVALON总线IP,包括所有源码,可轻松用于NIOS中,供大家参考...
    一款240*128的LCD模块在ALTERA FPGA NIOS中的应用,自己写的AVALON总线IP,包括所有源码,可轻松用于NIOS中,供大家参考-A 240* 128 LCD module in the ALTERA FPGA NIOS application, write your own AVALON Bus IP, including all source code can be easily used in NIOS for reference
    2022-07-03 08:05:54下载
    积分:1
  • LS165
    LS165移位寄存器的verilog语言编写(The writing of the Verilog language of LS165 shift register)
    2020-11-22 22:59:34下载
    积分:1
  • a cycle ruduandency code
    实现一个循环冗余码,是老师给的例子,别的同学已经验证-a cycle ruduandency code
    2023-04-27 23:30:03下载
    积分:1
  • aes
    Matlab code to simulation the wireless channel type.This is the most common case called Rayleigh channel.And in the frequency selective channel.
    2009-12-20 14:16:40下载
    积分:1
  • veval
    It is vhdl code for defining a finite state machine
    2009-08-07 18:06:13下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载