网站首页

登录

基于FPGA的OFDM信号传输系统VHDL源码

于 2022-02-13 发布文件大小:2.64 MB

 0  184

下载积分: 2 下载次数: 1

我要下载

代码说明：

基于FPGA(Field-Programmable Gate Array)的OFDM(Orthogonal Frequency Division Multiplexing)信号传输系统VHDL源码 use IEEE.std_logic_unsigned.all; package outconverter is constant stage : natural := 3; constant FFTDELAY:integer:=13+2*STAGE; constant FACTORDELAY:integer:=6; constant OUTDELAY:integer:=9; function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector; function outcounter2addr(counter : std_logic_vector) return std_logic_vector; end outconverter; package body outconverter is function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector is variable result :std_logic_vector(counter"range); begin for n in mask1"range loop if mask1(n)="1" then result( 2*n+1 downto 2*n ):=counter( 1 downto 0 ); elsif mask2(n)="1" and n/=STAGE-1

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

performance with rayleigh
说明： matlab bpsk with rayleigh performance expirement

2020-06-24 21:40:01下载

积分：1
3。这个核心的分配必须是免费的。充电
3. Distribution of this core must be free of charge. Charging is -- allowed only for value added services. Value added services -- would include copying fees, modifications, customizations, and -- inclusion in other products.-3. Distribution of this core must be free of charge. Charging is-- allowed only for value added services. Value added services-- would include copying fees, modifications, customizations, and-- inclusion in other products.

2022-01-31 13:42:46下载

积分：1
USB_xilinx_vhdl
说明： Giao tiep Univesan ...

2020-06-20 03:00:02下载

积分：1
可综合的Verilog语法和语义，从大学教师cambri…
《可综合的Verilog语法》国外著名大学老师编写，对于理解verilog HDL文件的可综合与不可综合会有帮助。-synthesizable Verilog syntax and semantics,by teachers from university of Cambridge,It is userful for verilog HDL design.

2022-03-31 07:34:29下载

积分：1
这个是vhdl的彩灯实例程序，里面涵盖了48种的彩灯变化，通过了maxplus的验证，并且在机上实验通过...
这个是vhdl的彩灯实例程序，里面涵盖了48种的彩灯变化，通过了maxplus的验证，并且在机上实验通过-this is the Lantern example VHDL procedures inside covers 48 species of Carnival changes adopted maxplus certification, and the plane through experiments

2022-02-28 15:42:23下载

积分：1
sram_saa1117verilog
图像采集、存储控制verilog源代码，fpga控制SAA1117,采集数据存储到sram，仿真编译测试都能通过(Image acquisition, storage, control verilog source code, fpga control SAA1117, collecting data to sram, simulation tests can be compiled by)

2020-07-09 21:58:55下载

积分：1
用Matlab编写fft
在MATLAB下自编实现快速傅里叶分析，(Fast fft own procedures, faster than the system call fft slowe)

2020-06-23 09:00:02下载

积分：1
位同步实验程序参考bitsynchro
自己写的位同步实验程序参考，该算法需要发送和接收方的频率比较稳定时，可以很快地达到位同步，且十分稳定。位同步是通信技术的基础之一，希望对大家学习有所帮助。(The program is a reference used for bitsynchro writed by myself.When the both send s and receive s frequency are stable,the program can reach bitsynchro fastly.)

2013-02-01 11:21:03下载

积分：1
VESA Timing
VESA CVT视频参数计算器，输入分辨率和刷新率即可得到需要参数。(VGA Timing Calculator)

2020-12-23 14:29:07下载

积分：1
流水线乘法器的VHDL实现，希望对你会有用！
流水线乘法器的VHDL实现，希望对你会有用！-Pipelined multiplier in VHDL implementation, you will want to use!

2023-04-03 22:35:03下载

积分：1

696516资源总数
106914会员总数
0今日下载