登录
首页 » VHDL » 可综合的Verilog语法和语义,从大学教师cambri…

可综合的Verilog语法和语义,从大学教师cambri…

于 2022-03-31 发布 文件大小:292.47 kB
0 170
下载积分: 2 下载次数: 1

代码说明:

《可综合的Verilog语法》国外著名大学老师编写,对于理解verilog HDL文件的可综合与不可综合会有帮助。-synthesizable Verilog syntax and semantics,by teachers from university of Cambridge,It is userful for verilog HDL design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bayer_3RGB_interpolation
    一个基于FPGA用verilogHDL设计的bayer格式转RGB格式的模块,本人设计(a code used for bayer_3RGB_interpolation ,which based on FPGA by verilogHDL)
    2011-12-25 21:58:05下载
    积分:1
  • AND
    this is "AND" gate implementation in VHDL
    2012-12-23 00:59:12下载
    积分:1
  • OFDM-based-on-FPGA
    用FPGA实现OFDM系统,硬件语言为Verilog,环境为xilinx,详细介绍了接收机和发射机各个模块的源代码(OFDM system with a FPGA implementation, hardware language Verilog, environment xilinx, details of receiver and transmitter modules source code)
    2015-05-11 08:58:13下载
    积分:1
  • 介绍了光纤光栅感温火灾探测系统的应用原 理,并重点阐述了用CPLD 设计虚拟MC14499 器件模 块,给出并解释了用Verilog HDL 语言实现的...
    介绍了光纤光栅感温火灾探测系统的应用原 理,并重点阐述了用CPLD 设计虚拟MC14499 器件模 块,给出并解释了用Verilog HDL 语言实现的部分程 序和仿真测试结果。-Introduction of Fiber Bragg Grating temperature fire detection system principles, and focuses on the use of CPLD design virtual MC14499 device module, are given and explained using the Verilog HDL language to achieve some of the procedures and simulation test results.
    2022-03-01 16:23:41下载
    积分:1
  • 24_Timer
    使用Verilog编写的24位定时器,具有apb 总线接口,可以设置工作方式和计数初值。(The 24-bit timer written by Verilog has APB bus interface, which can set working mode and count initial value.)
    2021-04-27 21:38:44下载
    积分:1
  • Serial_Adder
    注意:是verilog语言写的 一bit的全加器,实现4位数的串行加法器,一个时钟能完成一次一bit的全加(Note: It is verilog language to write a bit full adder, to achieve four-digit serial adder, a clock can be completed once a bit full adder)
    2020-10-30 20:09:55下载
    积分:1
  • fft
    说明:  用FPGA实现8点fft,整个代码使用verilog编写,主要运用了加法器和乘法器,简单易懂(8-point FFT with FPGA, The whole code is written by Verilog, mainly using adder and multiplier, which is easy to understand)
    2021-03-29 20:59:10下载
    积分:1
  • myuart
    使用verilog语言编写的异步串口模块,带有16级深的FIFO,它与DSP28335的SCI相似,可以帮助初学者更快地理解FPGA和DSP的硬件结构和编程思路(Use verilog language of asynchronous serial port module, FIFO with deep level 16, it was similar with DSP28335 SCI, can help beginners to understand faster the FPGA and DSP hardware structure and programming ideas)
    2013-07-25 11:45:57下载
    积分:1
  • verilog based Real Time clock with manual input implement on fpga
    它是一个基于verilog的数字时钟,显示时-分-秒,它可以手动输入,并为时、分和秒分配3个开关第二,它数字时钟频率是实时设置的。我自己用逻辑开发的。。。
    2022-01-26 02:23:56下载
    积分:1
  • ROM模块,功能在于,是创建一个简易的rom模块
    ROM模块,功能在于,是创建一个简易的rom模块-rom
    2022-03-31 16:48:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载